Datasheet LTC2107 (Analog Devices)
| Fabricante | Analog Devices |
| Descripción | 16-Bit, 210Msps High Performance ADC |
| Páginas / Página | 32 / 1 — Features. Description. 98dBFS SFDR. 80dBFS SNR Noise Floor. Aperture … |
| Formato / tamaño de archivo | PDF / 514 Kb |
| Idioma del documento | Inglés |
Features. Description. 98dBFS SFDR. 80dBFS SNR Noise Floor. Aperture Jitter = 45fsRMS. applications. Block Diagram. 128k Point FFT,
Línea de modelo para esta hoja de datos
Versión de texto del documento
LTC2107 16-Bit, 210Msps High Performance ADC
Features Description
n
98dBFS SFDR
The LTC®2107 is a 16-bit, 210Msps high performance ADC. n
80dBFS SNR Noise Floor
The combination of high sample rate, low noise and high n
Aperture Jitter = 45fsRMS
linearity enable a new generation of digital radio designs. n PGA Front-End 2.4VP-P or 1.6VP-P Input Range The direct sampling front-end is designed specifically for n Optional Internal Dither the most demanding receiver applications such as software n Optional Data Output Randomizer defined radio and multi-channel GSM base stations. The n Power Dissipation: 1280mW AC performance includes, SNR = 80dBFS, SFDR = 98dBFS. n Shutdown Mode Aperture jitter = 45fsRMS allows direct sampling of IF n Serial SPI Port for Configuration frequencies up to 500MHz with excellent performance. n Clock Duty Cycle Stabilizer Features such as internal dither, a PGA front-end and n 48-Lead (7mm × 7mm) QFN Package digital output randomization help maximize performance. Modes of operation can be controlled through a 3-wire
applications
serial interface (SPI). n The double data rate (DDR) low voltage differential (LVDS) Software Defined Radios n digital outputs help reduce digital line count and enable Military Radio and RADAR n space saving designs. Cellular Base Stations n Spectral Analysis L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. n Imaging Systems Protected by U.S. Patents, including 7683695, 8482442, 8648741. n ATE and Instrumentation
Block Diagram
2.5V 0V 10µF
128k Point FFT, fIN = 30.6MHz, –1dBFS, PGA = 0
SENSE VDD 0 V OVDD CM VCM INTERNAL 1.8V –10 VCM DRIVER REFERENCE 1µF –20 2.2µF –30 OF± –40 A + IN + CLKOUT± –50 –60 ANALOG INPUT 16 16-BIT CORRECTION OUTPUT –70 INPUT – S/H D14_15± ADC CORE LOGIC BUFFERS AIN – • • –80 • –90 D0_1± AMPLITUDE (dBFS) –100 OGND –110 –120 CLOCK AND –130 ADC CONTROL/SPI INTERFACE CLOCK CONTROL –140 0 15 30 45 60 75 90 105 ENC+ ENC– SER/PAR SDI SCK CS SDO SHDN GND FREQUENCY (MHz) 2107 BD 2107 TA01 2107fb For more information www.linear.com/LTC2107 1 Document Outline Features Applications Description Block Diagram Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy VCM Output Digital Inputs and OUtputs Power Requirements Timing Characteristics Timing Diagrams Typical Performance Characteristics Pin Functions Block Diagram Applications Information Package Description Typical Application Related Parts
Features Description
n
98dBFS SFDR
The LTC®2107 is a 16-bit, 210Msps high performance ADC. n
80dBFS SNR Noise Floor
The combination of high sample rate, low noise and high n
Aperture Jitter = 45fsRMS
linearity enable a new generation of digital radio designs. n PGA Front-End 2.4VP-P or 1.6VP-P Input Range The direct sampling front-end is designed specifically for n Optional Internal Dither the most demanding receiver applications such as software n Optional Data Output Randomizer defined radio and multi-channel GSM base stations. The n Power Dissipation: 1280mW AC performance includes, SNR = 80dBFS, SFDR = 98dBFS. n Shutdown Mode Aperture jitter = 45fsRMS allows direct sampling of IF n Serial SPI Port for Configuration frequencies up to 500MHz with excellent performance. n Clock Duty Cycle Stabilizer Features such as internal dither, a PGA front-end and n 48-Lead (7mm × 7mm) QFN Package digital output randomization help maximize performance. Modes of operation can be controlled through a 3-wire
applications
serial interface (SPI). n The double data rate (DDR) low voltage differential (LVDS) Software Defined Radios n digital outputs help reduce digital line count and enable Military Radio and RADAR n space saving designs. Cellular Base Stations n Spectral Analysis L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. n Imaging Systems Protected by U.S. Patents, including 7683695, 8482442, 8648741. n ATE and Instrumentation
Block Diagram
2.5V 0V 10µF
128k Point FFT, fIN = 30.6MHz, –1dBFS, PGA = 0
SENSE VDD 0 V OVDD CM VCM INTERNAL 1.8V –10 VCM DRIVER REFERENCE 1µF –20 2.2µF –30 OF± –40 A + IN + CLKOUT± –50 –60 ANALOG INPUT 16 16-BIT CORRECTION OUTPUT –70 INPUT – S/H D14_15± ADC CORE LOGIC BUFFERS AIN – • • –80 • –90 D0_1± AMPLITUDE (dBFS) –100 OGND –110 –120 CLOCK AND –130 ADC CONTROL/SPI INTERFACE CLOCK CONTROL –140 0 15 30 45 60 75 90 105 ENC+ ENC– SER/PAR SDI SCK CS SDO SHDN GND FREQUENCY (MHz) 2107 BD 2107 TA01 2107fb For more information www.linear.com/LTC2107 1 Document Outline Features Applications Description Block Diagram Absolute Maximum Ratings Pin Configuration Order Information Converter Characteristics Analog Input Dynamic Accuracy VCM Output Digital Inputs and OUtputs Power Requirements Timing Characteristics Timing Diagrams Typical Performance Characteristics Pin Functions Block Diagram Applications Information Package Description Typical Application Related Parts