Datasheet AD841 (Analog Devices) - 10
| Fabricante | Analog Devices |
| Descripción | Wideband, Unity-Gain Stable, Fast Settling Op Amp |
| Páginas / Página | 17 / 10 — Data Sheet. AD841. 0.1µF. 1kΩ. 120Ω. HP3314A. 2.2µF. FUNCTION. RIN. … |
| Revisión | C |
| Formato / tamaño de archivo | PDF / 380 Kb |
| Idioma del documento | Inglés |
Data Sheet. AD841. 0.1µF. 1kΩ. 120Ω. HP3314A. 2.2µF. FUNCTION. RIN. GENERATOR. EQUIVALENT. 49.9Ω. VOUT. 499Ω. VIN 100Ω. –VS. 50ns. 100. 50mV
Línea de modelo para esta hoja de datos
Versión de texto del documento
Data Sheet AD841 RF +V R S 0.1µF B +V 0.1µF 1kΩ S 120Ω HP3314A 2.2µF 2.2µF FUNCTION RIN GENERATOR 1kΩ OR 4 – 4 – 11 EQUIVALENT 11 49.9Ω 10 AD841 VOUT HP3314A 10 AD841 VOUT 499Ω FUNCTION RIN 499Ω GENERATOR VIN 100Ω 6 0.1µF 6 0.1µF 5 + OR 5 + RB EQUIVALENT 499Ω 49.9Ω 2.2µF 2.2µF
022 025
–VS
1340-
–V
1340- 1
S
1 Figure 22. Inverting Amplifier Configuration (PDIP Pinout) Figure 25. Unity-Gain Buffer Amplifier Configuration (PDIP Pinout)
2V 50ns 2V 50ns 100 100 90 90 10 10 0% 0%
023 026 1340- 1340- 1 1 Figure 23. Inverter Large Signal Pulse Response Figure 26. Buffer Large Signal Pulse Response
50mV 50ns 50mV 50ns 100 100 90 90 10 10 0% 0%
024 027 1340- 1340- 1 1 Figure 24. Inverter Small Signal Pulse Response Figure 27. Buffer Small Signal Pulse Response Rev. C | Page 9 of 16 Document Outline Features Applications Connection Diagrams General Description Product Highlights Revision History Specifications Absolute Maximum Ratings Thermal Characteristics ESD Caution Typical Performance Characteristics Theory of Operation Offset Nulling Input Considerations AD841 Settling Time Grounding and Bypassing Capacitive Load Driving Ability Terminated Line Driver Overdrive Recovery Outline Dimensions Ordering Guide
022 025
–VS
1340-
–V
1340- 1
S
1 Figure 22. Inverting Amplifier Configuration (PDIP Pinout) Figure 25. Unity-Gain Buffer Amplifier Configuration (PDIP Pinout)
2V 50ns 2V 50ns 100 100 90 90 10 10 0% 0%
023 026 1340- 1340- 1 1 Figure 23. Inverter Large Signal Pulse Response Figure 26. Buffer Large Signal Pulse Response
50mV 50ns 50mV 50ns 100 100 90 90 10 10 0% 0%
024 027 1340- 1340- 1 1 Figure 24. Inverter Small Signal Pulse Response Figure 27. Buffer Small Signal Pulse Response Rev. C | Page 9 of 16 Document Outline Features Applications Connection Diagrams General Description Product Highlights Revision History Specifications Absolute Maximum Ratings Thermal Characteristics ESD Caution Typical Performance Characteristics Theory of Operation Offset Nulling Input Considerations AD841 Settling Time Grounding and Bypassing Capacitive Load Driving Ability Terminated Line Driver Overdrive Recovery Outline Dimensions Ordering Guide