Datasheet AD8027, AD8028 (Analog Devices) - 4

link to page 5
AD8027/AD8028 Data Sheet Parameter Test Conditions/Comments Min Typ Max Unit
OUTPUT CHARACTERISTICS Output Overdrive Recovery Time V = +6 V to −6 V, G = −1 40/45 ns IN (Rising/Falling Edge) Output Voltage Swing AD8028W only: T to T −4.9 to +4.9 −4.94 to +4.94 V MIN MAX Short-Circuit Output Sinking and sourcing 120 mA Off Isolation V = 0.2 V p-p, f = 1 MHz, IN DISABLE/SELECT = low −49 dB Capacitive Load Drive 30% overshoot 20 pF POWER SUPPLY Operating Range 2.7 12 V Quiescent Current per Amplifier 6.5 8.5 mA AD8028W only: T to T 9.5 mA MIN MAX Quiescent Current (Disabled) DISABLE/SELECT = low 370 500 µA AD8028W only: T to T 500 µA MIN MAX Power Supply Rejection Ratio V ± 1 V, AD8028W only: T to T 90 110 dB S MIN MAX 1 No sign or a plus sign indicates current into the pin; a minus sign indicates current out of the pin. 2 It is recommended to float the DISABLE/SELECT pin for crossover high mode. VS = 5 V at TA = 25°C, RL = 1 kΩ to midsupply, G = +1, unless otherwise noted.
Table 2. Parameter Test Conditions/Comments Min Typ Max Unit
DYNAMIC PERFORMANCE −3 dB Bandwidth G = +1, V = 0.2 V p-p 131 185 MHz OUT AD8028W only: T to T 131 MHz MIN MAX G = +1, V = 2 V p-p 18 28 MHz OUT AD8028W only: T to T 18 MHz MIN MAX Bandwidth for 0.1 dB Flatness G = +2, V = 0.2 V p-p 12 MHz OUT Slew Rate G = +1, V = 2 V step 85 V/µs OUT G = −1, V = 2 V step 100 V/µs OUT Settling Time to 0.1% G = +2, V = 2 V step 40 ns OUT NOISE/DISTORTION PERFORMANCE Spurious-Free Dynamic Range (SFDR) f = 1 MHz, V = 2 V p-p, R = 24.9 Ω 90 dBc C OUT F f = 5 MHz, V = 2 V p-p, R = 24.9 Ω 64 dBc C OUT F Input Voltage Noise f = 100 kHz 4.3 nV/√Hz Input Current Noise f = 100 kHz 1.6 pA/√Hz Differential Gain Error NTSC, G = +2, R = 150 Ω 0.1 % L Differential Phase Error NTSC, G = +2, R = 150 Ω 0.2 Degrees L Crosstalk, Output to Output G = +1, R = 100 Ω, V = 2 V p-p, −92 dB L OUT V = ±5 V at 1 MHz S DC PERFORMANCE Input Offset Voltage DISABLE/SELECT = tristate or open, PNP active 200 800 µV AD8028W only: T to T 850 µV MIN MAX DISABLE/SELECT = high NPN active 240 900 µV AD8028W only: T to T 900 µV MIN MAX Input Offset Voltage Drift T to T 2 µV/°C MIN MAX Input Bias Current1 V = 2.5 V, NPN active 4 6 µA CM T to T 4 µA MIN MAX AD8028W only: T to T 6 µA MIN MAX V = 2.5 V, PNP active −8 −11 µA CM T to T −8 µA MIN MAX AD8028W only: T to T −11 µA MIN MAX Input Offset Current AD8028W only: T to T ±0.1 ±0.9 µA MIN MAX Open-Loop Gain V = 1 V to 4 V, AD8028W only: T to T 96 105 dB OUT MIN MAX Rev. D | Page 4 of 27 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION PIN CONNECTION DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION Output Short Circuit ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUIT THEORY OF OPERATION INPUT STAGE CROSSOVER SELECTION OUTPUT STAGE DC ERRORS WIDEBAND OPERATION CIRCUIT CONSIDERATIONS Balanced Input Impedances PCB Layout Grounding Power Supply Bypassing APPLICATIONS INFORMATION USING THE /DISABLE SELECT PIN DRIVING A 16-BIT ADC BAND-PASS FILTER DESIGN TOOLS AND TECHNICAL SUPPORT OUTLINE DIMENSIONS ORDERING GUIDE AUTOMOTIVE PRODUCTS