Datasheet ADA4062-2, ADA4062-4 (Analog Devices)
Fabricante | Analog Devices |
Descripción | Low Power JFET-Input Op Amps |
Páginas / Página | 20 / 1 — Low Power JFET-Input Op Amps. ADA4062-2/ADA4062-4. FEATURES. PIN … |
Revisión | B |
Formato / tamaño de archivo | PDF / 508 Kb |
Idioma del documento | Inglés |
Low Power JFET-Input Op Amps. ADA4062-2/ADA4062-4. FEATURES. PIN CONFIGURATIONS. Low input bias current: 50 pA maximum. OUT A 1
Línea de modelo para esta hoja de datos
Versión de texto del documento
Low Power JFET-Input Op Amps ADA4062-2/ADA4062-4 FEATURES PIN CONFIGURATIONS Low input bias current: 50 pA maximum OUT A 1 8 V+ Offset voltage –IN A ADA4062-2 2 7 OUT B 1.5 mV maximum for B grade (ADA4062-2 SOIC package) +IN A TOP VIEW 3 6 –IN B (Not to Scale)
01 0
2.5 mV maximum for A grade V– 4 5 +IN B
0- 67
Offset voltage drift: 5 μV/°C typical
07 Figure 1. 8-Lead Narrow-Body SOIC and 8-Lead MSOP
Slew rate: 3.3 V/μs typical A CMRR: 90 dB typical T U C + O N V Low supply current: 165 μA typical 0 1 1 9 High input impedance Unity-gain stable –IN A 2 8 OUT B ±5 V to ±15 V dual-supply operation ADA4062-2 Packaging +IN A 3 7 –IN B TOP VIEW (Not to Scale) 8-lead SOIC, 8-lead MSOP, 10-lead LFCSP, 14-lead TSSOP, and 16-lead LFCSP packages 4 5 6
5
NC = NO CONNECT – C B
06
V N N
0-
I
67
APPLICATIONS +
07 Figure 2. 10-Lead LFCSP
Power controls and monitoring Active filters OUT A 1 14 OUT D Industrial/process controls –IN A 2 13 –IN D Body probe electronics +IN A 3 ADA4062-4 12 +IN D Data acquisition TOP VIEW V+ 4 11 V– (Not to Scale) Integrators +IN B 5 10 +IN C Input buffering –IN B 6 9 –IN C
4
OUT B 7 8 OUT C
06
GENERAL DESCRIPTION
0- 67 07 The ADA4062-2 and ADA4062-4 are dual and quad JFET-input Figure 3. 14-Lead TSSOP amplifiers with industry-leading performance. They offer lower
T A T D
power, offset voltage, drift, and ultralow bias current. The
NC OU OU NC 6 5 4 3
ADA4062-2 B grade (SOIC package) features a typical low offset
1 1 1 1
voltage of 0.5 mV, an offset drift of 5 μV/°C, and a bias current
–IN A 1 12 –IN D
of 2 pA.
+IN A 2 ADA4062-4 11 +IN D TOP VIEW
The ADA4062 family is ideal for various applications, including
V+ 3 (Not to Scale) 10 V–
process controls, industrial and instrumentation equipment,
+IN B 4 9 +IN C
active filtering, data conversion, buffering, and power control
5 6 7 8
and monitoring. With a low supply current of 165 μA per
C N B T B T N C
amplifier, they are well suited for lower power applications.
–I –I OU OU NOTES
68 0 The ADA4062 family is also specified for the extended industrial 0-
1. NC = NO CONNECT.
67
2. IT IS RECOMMENDED TO CONNECT THE EXPOSED PAD TO V–.
07 temperature range of −40°C to +125°C. The ADA4062-2 is Figure 4. 16-Lead LFCSP available in lead-free, 8-lead SOIC, 8-lead MSOP, and 10-lead LFCSP (1.6 mm × 1.3 mm × 0.55 mm) packages, while the
Table 1. Low Power Op Amps
ADA4062-4 is available in lead-free, 14-lead TSSOP and
Precision Precision High
16-lead LFCSP packages.
CMOS High Bandwidth Bandwidth
Single AD8663 AD8641 Dual AD8667 AD8642 AD8682 Quad AD8669 AD8643 AD8684
Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©2008–2010 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION PIN CONFIGURATIONS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE POWER SEQUENCING ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION NOTCH FILTER HIGH-SIDE SIGNAL CONDITIONING MICROPOWER INSTRUMENTATION AMPLIFIER PHASE REVERSAL SCHEMATIC OUTLINE DIMENSIONS ORDERING GUIDE