Datasheet ATtiny13A. Summary (Microchip) - 3
| Fabricante | Microchip |
| Descripción | 8-bit AVR Microcontroller with 1K Bytes In-System Programmable Flash |
| Páginas / Página | 20 / 3 — ATtiny13A. 1.1. Pin Description. 1.1.1. VCC. 1.1.2. GND. 1.1.3. Port B … |
| Formato / tamaño de archivo | PDF / 591 Kb |
| Idioma del documento | Inglés |
ATtiny13A. 1.1. Pin Description. 1.1.1. VCC. 1.1.2. GND. 1.1.3. Port B (PB5:PB0). 1.1.4. RESET
Línea de modelo para esta hoja de datos
Versión de texto del documento
ATtiny13A 1.1 Pin Description 1.1.1 VCC
Supply voltage.
1.1.2 GND
Ground.
1.1.3 Port B (PB5:PB0)
Port B is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATtiny13A as listed on page 55.
1.1.4 RESET
Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The min- imum pulse length is given in Table 18-4 on page 120. Shorter pulses are not guaranteed to generate a reset. The reset pin can also be used as a (weak) I/O pin.
3
8126FS–AVR–05/12 Document Outline Features 1. Pin Configurations 1.1 Pin Description 1.1.1 VCC 1.1.2 GND 1.1.3 Port B (PB5:PB0) 1.1.4 RESET 2. Overview 2.1 Block Diagram 3. About 3.1 Resources 3.2 Code Examples 3.3 Data Retention 4. Register Summary 5. Instruction Set Summary 6. Ordering Information 7. Packaging Information 7.1 8P3 7.2 8S2 7.3 8S1 7.4 20M1 7.5 10M1 8. Errata 8.1 ATtiny13A Rev. G – H 8.2 ATtiny13A Rev. E – F 8.3 ATtiny13 Rev. A – D 9. Datasheet Revision History 9.1 Rev. 8126F – 05/12 9.2 Rev. 8126E – 07/10 9.3 Rev. 8126D – 11/09 9.4 Rev. 8126C – 09/09 9.5 Rev. 8126B – 11/08 9.6 Rev. 8126A – 05/08
Supply voltage.
1.1.2 GND
Ground.
1.1.3 Port B (PB5:PB0)
Port B is a 6-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATtiny13A as listed on page 55.
1.1.4 RESET
Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running and provided the reset pin has not been disabled. The min- imum pulse length is given in Table 18-4 on page 120. Shorter pulses are not guaranteed to generate a reset. The reset pin can also be used as a (weak) I/O pin.
3
8126FS–AVR–05/12 Document Outline Features 1. Pin Configurations 1.1 Pin Description 1.1.1 VCC 1.1.2 GND 1.1.3 Port B (PB5:PB0) 1.1.4 RESET 2. Overview 2.1 Block Diagram 3. About 3.1 Resources 3.2 Code Examples 3.3 Data Retention 4. Register Summary 5. Instruction Set Summary 6. Ordering Information 7. Packaging Information 7.1 8P3 7.2 8S2 7.3 8S1 7.4 20M1 7.5 10M1 8. Errata 8.1 ATtiny13A Rev. G – H 8.2 ATtiny13A Rev. E – F 8.3 ATtiny13 Rev. A – D 9. Datasheet Revision History 9.1 Rev. 8126F – 05/12 9.2 Rev. 8126E – 07/10 9.3 Rev. 8126D – 11/09 9.4 Rev. 8126C – 09/09 9.5 Rev. 8126B – 11/08 9.6 Rev. 8126A – 05/08