Datasheet AD704 (Analog Devices) - 7
| Fabricante | Analog Devices |
| Descripción | Picoampere Input Current Quad Bipolar Op Amp |
| Páginas / Página | 17 / 7 — AD704. TYPICAL PERFORMANCE CHARACTERISTICS. +VS. –0.5. IT –. ES). LIM. A … |
| Revisión | E |
| Formato / tamaño de archivo | PDF / 275 Kb |
| Idioma del documento | Inglés |
AD704. TYPICAL PERFORMANCE CHARACTERISTICS. +VS. –0.5. IT –. ES). LIM. A –1.0. –1.5. OLTA. Y VO. %) (. PPL. UNI. T +1.5. ON M. ED R. +1.0. T C. U P. (R +0.5. –VS
Línea de modelo para esta hoja de datos
AD704
Versión de texto del documento
AD704 TYPICAL PERFORMANCE CHARACTERISTICS
TA = 25°C, VS = ±15 V dc, unless otherwise noted.
50 +VS V –0.5 IT – ES) 40 G LIM A –1.0 T GE L –1.5 30 OLTA Y VO %) ( V S E PPL T OD SU UNI O 20 -M T +1.5 ON M ED R OM +1.0 ER 10 T C EF U P (R +0.5 IN 0 –VS –80 –40 0 40 80
007
0 5 10 15 20
010
INPUT OFFSET VOLTAGE (µV) SUPPLY VOLTAGE (V)
00818- 00818- Figure 7. Typical Distribution of Input Offset Voltage Figure 10. Input Common-Mode Voltage Range vs. Supply Voltage
50 35 30 40 p) 25 p- V ( 30 %) GE 20 ( S T OLTA UNI 15 20 T V U TP 10 OU 10 5 0 0 –160 –80 0 80 160
008
1k 10k 100k 1M
011
INPUT BIAS CURRENT (pA) FREQUENCY (Hz)
00818- 00818- Figure 8. Typical Distribution of Input Bias Current Figure 11. Large Signal Frequency Response
50 100 SOURCE RESISTANCE MAY BE EITHER BALANCED OR UNBALANCED. ) 40 C /° V µ 10 IFT ( 30 R %) D ( S GE T UNI 20 OLTA T V 1 U TP 10 OU 0 0.1 –120 –60 0 60 120
009
1k 10k 100k 1M 10M 100M
012
INPUT OFFSET CURRENT (pA) SOURCE RESISTANCE (Ω)
00818- 00818- Figure 9. Typical Distribution of Input Offset Current Figure 12. Offset Voltage Drift vs. Source Resistance Rev. E | Page 6 of 16 Document Outline Features Applications General Description Connection Diagrams Revision History Specifications Absolute Maximum Ratings ESD Caution Typical Performance Characteristics Theory of Operation Outline Dimensions Ordering Guide
TA = 25°C, VS = ±15 V dc, unless otherwise noted.
50 +VS V –0.5 IT – ES) 40 G LIM A –1.0 T GE L –1.5 30 OLTA Y VO %) ( V S E PPL T OD SU UNI O 20 -M T +1.5 ON M ED R OM +1.0 ER 10 T C EF U P (R +0.5 IN 0 –VS –80 –40 0 40 80
007
0 5 10 15 20
010
INPUT OFFSET VOLTAGE (µV) SUPPLY VOLTAGE (V)
00818- 00818- Figure 7. Typical Distribution of Input Offset Voltage Figure 10. Input Common-Mode Voltage Range vs. Supply Voltage
50 35 30 40 p) 25 p- V ( 30 %) GE 20 ( S T OLTA UNI 15 20 T V U TP 10 OU 10 5 0 0 –160 –80 0 80 160
008
1k 10k 100k 1M
011
INPUT BIAS CURRENT (pA) FREQUENCY (Hz)
00818- 00818- Figure 8. Typical Distribution of Input Bias Current Figure 11. Large Signal Frequency Response
50 100 SOURCE RESISTANCE MAY BE EITHER BALANCED OR UNBALANCED. ) 40 C /° V µ 10 IFT ( 30 R %) D ( S GE T UNI 20 OLTA T V 1 U TP 10 OU 0 0.1 –120 –60 0 60 120
009
1k 10k 100k 1M 10M 100M
012
INPUT OFFSET CURRENT (pA) SOURCE RESISTANCE (Ω)
00818- 00818- Figure 9. Typical Distribution of Input Offset Current Figure 12. Offset Voltage Drift vs. Source Resistance Rev. E | Page 6 of 16 Document Outline Features Applications General Description Connection Diagrams Revision History Specifications Absolute Maximum Ratings ESD Caution Typical Performance Characteristics Theory of Operation Outline Dimensions Ordering Guide