Data Manual TCM8030 (Texas Instruments) - 10

1 Introduction
The TCM8030 baseband processor for analog cellular telephones provides all the baseband signal processing required for any of the following standards for mobile and hand-portable cellular telephones: advanced mobile telephone service (AMPS); extended advanced mobile telephone service (EAMPS); narrowband advanced mobile telephone service (NAMPS); total access communication system (TACS); extended total access communication system(ETACS); Japanese total access communication system (JTACS), and narrowband total access communications system (NTACS). The analog section of the TCM8030 performs all filtering required for the speech, data, supervisory audio tone (SAT), and signaling tone (ST) paths. It has an integrated, International Telegraph and Telephone Consultative Committee (CCITT) compatible compandor as well as microphone preamplifiers and a differential, 32-Ω earpiece driver to complete the full integration of the baseband audio signal paths. The digital section of the device implements the data transceiving, data processing, and SAT functions including data recovery, majority voting, Bose-Chaudhuri-Hocquenghem (BCH) decoding, BCH encoding, transmission (TX) frame assembly, and SAT generation, detection, and regeneration. The TCM8030 supports both narrowband standards, NTACS and NAMPS, with full implementation of the narrowband data, and digital supervisory audio tone (DSAT) and digital signaling tone (DST) filtering and processing functions. An on-chip, automatic frequency control (AFC) circuit also facilitates narrowband operation. Communication with the microcontroller is through a simple four-wire serial interface. In addition to these basic signal processing requirements, the TCM8030 integrates many of the ancillary functions required in a typical FM cellular telephone. Included are three 8-bit digital-to-analog converters (DACs), a dual-tone multiple-frequency (DTMF) generator, an 8-bit programmable counter/timer, an independent watchdog timer, two 8-bit microcontroller expansion ports, and a 4-bit keyboard interrupt port. Clock operation is through a pin-selectable on-chip crystal-referenced oscillator, an external clock source, or an external temperature-controlled crystal oscillator (TCXO). The TCM8030 is designed for ultra low-power applications and is manufactured using a low-power complementary metal-oxide semiconductor (CMOS) process. It operates from a single 2.7-V to 5.5-V supply and has five power-saving modes in addition to normal operation. The TCM8030 also features a total power-down mode in which the TCM8030 waits for the user to press the power-on key located on the telephone keyboard. Also implemented are two features that extend idle mode operation time. One feature enables a reduction in the duty cycle of the microcontroller, and the other periodically shuts down the RF receiver. These features reduce the system power consumption to a minimum during idle mode and significantly increase the telephone standby time. The gain and signal selection paths are software configurable so that audio trimming functions do not require manual intervention during telephone calibration on the production line. This production-time reduction feature, together with its high level of integration and low-power design, makes the TCM8030 an ideal solution for FM analog cellular telephones. 1–1 Document Outline IMPORTANT NOTICE Contents List of Illustrations List of Tables Introduction TCM8030 Features Data Processing Features Audio Processing Features Functional Block Diagram Terminal Assignments Terminal Functions Electrical Specifications Absolute Maximum Ratings Over Operating Free-Air Temperature Range (se\ e Note 1) Recommended Operating Conditions Electrical Characteristics Over Recommended Range of Supply Voltages an\ d Operating Conditions (unless otherwise noted) Electrical Characteristics Over Recommended Operating Conditions, V=3.0\ V, clocked by a crystal oscillator at 5.12 MHz DIGITAL I/Os, V = 3 V Transmit Path Specifications, V = 2.7 V to 3.3 V MICAMP1 and MICAMP2 Voice and DTMF (V/D) Trim, MIC1 to TXO COMPRESSOR, MIC1 to TXO LIMITER, MIC1 to TXO TXTRIM, MIC1 to TXO Transmit Path, MIC1 to TXO Transmit Data at TXO TX-DAT TRIM at TXO Transmit SAT at TXO SAT TRIM at TXO Receive Path Specifications, V = 2.7 V to 3.3 V, V= 171.2 mVrms RXAMP RXTRIM, RXGAIN to REC1 EXPANDOR, RXGAIN to REC1 Receive Path, RXGAIN to REC1 VOL CTRL, RXGAIN to REC1 LS DRIVER, at RECP and RECN, Input at RECIN Receive Data Detect, V = 3 V Receive SAT Detect Miscellaneous Block Specifications, V = 3 V DD 2.6.1 Digital-to-Analog Converters DAC1, DAC2, and DAC3 TCXO Amplifier IF Amplifier DTMF Generator AMP7 Timing Requirements Over Recommended Ranges of Operating Conditions (s\ ee Figure 3…1) Parameter Measurement Information Typical Characteristics Principles of Operation Overview Receive Audio Path Transmit Audio Path Data Processor Miscellaneous Circuits Clocks Power Modes Total Power-Down Mode Shutdown Mode Idle Mode Tone Mode Full Operation Mode, DTMF TX Off Full Operation Mode, DTMF TX On Independent Circuits Circuit Definitions Transmit Path Audio Processing Functions Receive Path Audio Processing Functions Transmit Path Data Processing Functions Receive Path Data Processing Functions Transmit Path SAT Processing Functions Receive Path SAT Processing Functions Miscellaneous Functions Microcontroller Interface Operation Microcontroller Write Operation Address 00 - Operational Control Word 1 (C1) Address 01 - DCC/SAT/DSAT Control Word (C2) Address 02 - Signal Polarity Selection (C3) Address 03 - Master Power Enable Modes (C4) Address 04 - FOCC/FVC Optional Controls (C5) Address 05 - Interrupt Control Word 1 (IE1) Address 06 - Interrupt Control Word 2 (IE2) Address 08 - Commence TX (TXSTART) Address 09 - Start Watchdog (WDSTART) Address 0A - Abort TX (TXABORT) Address 0B - Clear TX Buffer (TXCLEAR) Address 0C - Restart Frame Sync (FRAMESYNC) Address 0D - Reset (RST) Address 0E - Reset Arbitration (ARBITRST) Address 10 - TX Data Word 0 (TXD0) Address 11 - TX Data Word 1 (TXD1) Address 12 - TX Data Word 2 (TXD2) Address 13 - TX Data Word 3 (TXD3) Address 14 - TX Data Word 4 (TXD4) Addresses 15, 17, 19 - PIO Control Words (PIOC1, PIOC2, PIOC3) Addresses 16, 18, 1A - PIO Output Words (PO1, PO2, PO3) Address 1B - PIO3 Pullup Enable Transistors (PI3PULL) Address 1C - PIO3 Interrupt Control (PI3INT) Address 20 - RXRF Idle Mode Timer (RXRFTIM) Address 21 - Counter/Timer Coef (TIMER) Address 22 - Mismatch Wideband Address 23 - FOCC Dotting Coefficient (FCCDOT) - Wideband Address 24 - FVC Dotting Coefficient (FVCDOT) - Wideband Address 25 - Allowed Narrowband Errors (NBCOEF) - Narrowband Address 26 - SAT Lock Determination (SATCOEF) - Wideband Address 2E - Data Processor Test Control 1 (DTEST1) Address 30 - Auxiliary Power Enable (AUXPE) Register Address 31 - Clock Source Frequency Select (CLKSRC) Address 32 - Receive-Audio Path Configuration (RXCFG) Address 33 - Transmit-Audio Path Configuration (TXCFG) Address 34 - Microphone and TX DTMF Trim (VDTRIM) Address 35 - Limiter Trim (LIMITER) Address 36 - Transmit SAT Trim (SAT TRIM) Address 37 - Transmit Data Trim (TXDATRIM) Address 38 - Transmit Trim (TXTRIM) Address 39 - Receive Trim (RXTRIM) Address 3A - Loudspeaker Volume Control (VOL CTRL) Address 3B - DTMF Control (DTMFCTRL) Address 3C - Analog Test Modes (ATEST) Address 40 - DAC Range Select (DACRANGE) Address 41 - DAC1 Data (DAC1DAT) Address 42 - DAC2 Data (DAC2DAT) Address 43 - DAC3 Data (DAC3DAT) Address 44 - AFC control (AFCCTRL) Read Operation Address 00 - Status Word 1 Register (S1) Address 01 - Status Word 2 Register (S2) Address 05 - Event Register 1 (E1) Address 06 - Event Register 2 (E2) Address 10 - RX Data Word 0 (RXD0) Address 11 - RX Data Word 1 (RXD1) Address 12 - RX Data Word 2 (RXD2) Address 13 - RX Data Word 3 (RXD3) Addresses 16, 18, 1A - PIO Status Words (PI1, PI2, PI3) Address 22 - RX Repeat Count (RXRPT)- Wideband Address 25 - Narrowband Error Rate (NBERRS) Address 43 - AFC Terminal Count MS Byte (AFCIF1) Address 44 - AFC Terminal Count Middle Byte (AFCIF2) Address 45 - AFC Terminal Count Lower Byte (AFCIF3) Event Register 1 (E1) Status Definitions RX data available (E1 bit 1) TX buffer available (E1 bit 1) Arbitration failure (E1 bit 2) TX sequence complete (E1 bit 3) Change of FOCC busy/idle (E1 bit 4) Counter/timer reaches zero state (E1 bit 5) Wideband SAT/Narrowband DSAT changed (E1 bit 6) Event Register 2 (E2) Status Definitions FOCC data changed value (E2 bit 0) FVC dotting detected … wideband (E2 bit 1) FVC Frame Sync achieved (E2 bit 2) Change in Frame Sync (E2 bit 3) Change of RXRF idle mode power savings (E2 bit 4) NRZ error count register (NBERRS) updated (E2 bit 5) PIO3 input port sensed signal (E2 bit 6) AFC has reached terminal count (E2 bit 7)