Datasheet Texas Instruments TPS54372PWPR — Ficha de datos

3-A Terminación del bus activo / Memoria DDR Convertidor DC / DC 20-HTSSOP -40 a 85

Hojas de datos

PDF, 782 Kb, Revisión: D, Archivo publicado: feb 15, 2005

Extracto del documento

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

Control Mode	Voltage Mode
DDR Memory Type	DDR,DDR2,DDR3
Iout VTT(Max)	3 A
Iq(Typ)	6.2 mA
Operating Temperature Range	-40 to 85 C
Output	VTT
Package Group	HTSSOP
Package Size: mm2:W x L	20HTSSOP: 42 mm2: 6.4 x 6.5(HTSSOP) PKG
Rating	Catalog
Regulator Type	Step-Down Converter
Special Features	Status Pin
Vin Bias(Max)	6 V
Vin Bias(Min)	3 V
Vin(Max)	6 V
Vin(Min)	3 V
Vout VTT(Min)	0.2 V

RoHS

Obediente

Evaluation Modules & Boards: TPS54372EVM-215
3-A Active Bus Termination/DDR Memory DC/DC Converter
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
- Descargar

Descargar
Using the TPS54372 in DDR Memory/Active Bus Termination Applications
PDF, 164 Kb, Archivo publicado: jul 11, 2002
The integrated FET, SWIFTв„ў TPS54372 regulator from Texas Instruments is a simple and low-cost solution for DDR memory bus and other high-speed logic bus termination voltage, V(TT), applications. The TPS54372 can support output voltages as low as 0.2 V.
Descargar
Limitations of Slew Rate on the REFIN Pin of the TPS54X72 Family
PDF, 288 Kb, Archivo publicado: mayo 23, 2005
Tracking dc/dc converters must track a reference voltage. However, the rate of change in the reference voltage that the output voltage can successfully track is limited. This application report presents a typical application circuit and the reasons for these limitations, along with the waveforms showing circuit performance when the reference voltage slew rates are increased above the maximum.
Descargar
Dual Output Power Supply Sequencing for High Performance Processors
PDF, 6.0 Mb, Archivo publicado: jul 17, 2002
Dual voltage power supply architectures are becoming commonplace in high performance microprocessor and digital signal processor (DSP) systems. To save power and increase processing speeds, processor cores have smaller geometry cells and require lower supply voltages than the system bus voltages. Power management in these systems requires special attention. Yesterday's power management ICs and app

Serie: TPS54372 (4)