Datasheet Linear Technology LTC4313CDD-3#PBF — Ficha de datos

Hojas de datos

Precios

Embalaje

Paramétricos

Plan ecológico

Otras opciones

LTC4313 LTC4313-1 LTC4313-2

Artículos

• Descargar
  Bus Buffers Simplify Design of Large, Noisy I2C Systems &mdash LT Journal
  PDF, 3.0 Mb, Archivo publicado: enero 17, 2013
  Extracto del documento

  design features Bus Buffers Simplify Design of Large, Noisy I2C Systems
  Rajesh Venugopal The original I2C specification limited the
  maximum bus operating frequency to
  100k Hz; it is now 400k Hz . As systems grew
  larger, bus buffers were introduced to
  buffer bus capacitance and solve several other common I2C issues. Early bus buffers degraded certain I2C specifications
  in a manner that can be unacceptable
  in large noisy systems. The LTC4313 and
  LTC4315 family of bus buffers offers the
  benefits of traditional bus buffers while
  maintaining compliance to all I2C voltage DRIVER HIGH
  0.9 VCC
  0.7 VCC
  VOLTAGE The I2C bus and its derivatives—such as SMBus, PMBus,
  the DDC bus of HDMI and IPMB bus of ATCA—are used in
  a variety of large systems to transfer vital system information.
  These bus specifications have gained wide acceptance
  due to ease of use. The I2C bus is a digital serial 2-wire
  bus consisting of a single clock (SCL) and single data
  (SDA) line. The I2C protocol employs open drain pull-downs
  to drive the bus low, and resistors or current sources to
  pull the bus high. The maximum allowed pull-up current
  and bus capacitance are 4mA and 400pF, respectively. LOGIC HIGH …

Linea modelo

Clasificación del fabricante

• Interface > I2C and SMBus Bus Buffers and Accelerators

Otros nombres:

LTC4313CDD-3PBF, LTC4313CDD-3 PBF, LTC4313CDD3#PBF, LTC4313CDD 3#PBF