Datasheet Texas Instruments SN74LVT16543 — Ficha de datos

Fabricante	Texas Instruments
Serie	SN74LVT16543

Transceptores ABT de 3,3 bits y 16 bits registrados con salidas de 3 estados

Hojas de datos

PDF, 825 Kb, Revisión: C, Archivo publicado: jul 1, 1995

Extracto del documento

	SN74LVT16543DGGR	SN74LVT16543DL	SN74LVT16543DLG4	SN74LVT16543DLR	SN74LVT16543DLRG4
Estado del ciclo de vida	NRND (No recomendado para nuevos diseños)	NRND (No recomendado para nuevos diseños)	Obsoleto (El fabricante ha interrumpido la producción del dispositivo)	NRND (No recomendado para nuevos diseños)	Obsoleto (El fabricante ha interrumpido la producción del dispositivo)
Disponibilidad de muestra del fabricante	No	No	No	No	No

	SN74LVT16543DGGR	SN74LVT16543DL	SN74LVT16543DLG4	SN74LVT16543DLR	SN74LVT16543DLRG4
N	1	2	3	4	5
Pin	56	56	56	56	56
Package Type	DGG	DL	DL	DL	DL
Industry STD Term	TSSOP	SSOP	SSOP	SSOP	SSOP
JEDEC Code	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	2000	20		1000
Carrier	LARGE T&R	TUBE		LARGE T&R
Device Marking	LVT16543	LVT16543		LVT16543
Width (mm)	6.1	7.49	7.49	7.49	7.49
Length (mm)	14	18.41	18.41	18.41	18.41
Thickness (mm)	1.15	2.59	2.59	2.59	2.59
Pitch (mm)	.5	.635	.635	.635	.635
Max Height (mm)	1.2	2.79	2.79	2.79	2.79
Mechanical Data	Descargar	Descargar	Descargar	Descargar	Descargar

	SN74LVT16543DGGR	SN74LVT16543DL	SN74LVT16543DLG4	SN74LVT16543DLR	SN74LVT16543DLRG4
RoHS	Obediente	Obediente	Desobediente	Obediente	Desobediente
Pb gratis	No	No

Descargar
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revisión: A, Archivo publicado: marzo 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Descargar
LVT-to-LVTH Conversion
PDF, 84 Kb, Archivo publicado: dic 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.

Serie: SN74LVT16543 (5)