Datasheet Texas Instruments SN74ALVTH32373 — Ficha de datos

FabricanteTexas Instruments
SerieSN74ALVTH32373
Datasheet Texas Instruments SN74ALVTH32373

Cierres tipo D transparentes de 2,5 V / 3,3 V de 32 bits con salidas de 3 estados

Hojas de datos

2.5-V/3.3-V 32-Bit Transparent D-Type Latches With 3-State Outputs datasheet
PDF, 888 Kb, Revisión: A, Archivo publicado: abr 27, 2000
Extracto del documento

Precios

Estado

74ALVTH32373ZKERSN74ALVTH32373KR
Estado del ciclo de vidaActivo (Recomendado para nuevos diseños)NRND (No recomendado para nuevos diseños)
Disponibilidad de muestra del fabricanteNoNo

Embalaje

74ALVTH32373ZKERSN74ALVTH32373KR
N12
Pin9696
Package TypeZKEGKE
Industry STD TermBGA MICROSTARBGA MICROSTAR
JEDEC CodeR-PBGA-NR-PBGA-N
Package QTY10001000
CarrierLARGE T&RLARGE T&R
Device MarkingVL373VL373
Width (mm)5.55.5
Length (mm)13.513.5
Thickness (mm).85.9
Pitch (mm).8.8
Max Height (mm)1.41.4
Mechanical DataDescargarDescargar

Paramétricos

Parameters / Models74ALVTH32373ZKER
74ALVTH32373ZKER
SN74ALVTH32373KR
SN74ALVTH32373KR
3-State OutputYesYes
Bits3232
F @ Nom Voltage(Max), Mhz250250
ICC @ Nom Voltage(Max), mA55
Operating Temperature Range, C-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA64/-3264/-32
Package GroupLFBGALFBGA
Package Size: mm2:W x L, PKG96LFBGA: 74 mm2: 5.5 x 13.5(LFBGA)96LFBGA: 74 mm2: 5.5 x 13.5(LFBGA)
RatingCatalogCatalog
Schmitt TriggerNoNo
Technology FamilyALVTALVT
VCC(Max), V3.63.6
VCC(Min), V2.32.3
Voltage(Nom), V2.5,3.32.5,3.3
tpd @ Nom Voltage(Max), ns3.8,3.33.8,3.3

Plan ecológico

74ALVTH32373ZKERSN74ALVTH32373KR
RoHSObedienteSee ti.com

Notas de aplicación

  • Advanced Low-Voltage Technology
    PDF, 59 Kb, Archivo publicado: jul 27, 1999
    ALVT, the advanced low-voltage logic family, offers high-performance BiCMOS devices that are functional at 3.3-V and 2.5-V V sub CC and have low propagation delay, low static-power consumption, and 64 mA current drive. Other features include 5-V tolerance; auto3-state; bus hold; partial power down, hot insertion, and live insertion; and excellent simultaneous-switching and output-skew performance.
  • Bus-Hold Circuit
    PDF, 418 Kb, Archivo publicado: feb 5, 2001
    When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revisión: B, Archivo publicado: mayo 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, Archivo publicado: mayo 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
  • Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
    PDF, 154 Kb, Revisión: A, Archivo publicado: sept 8, 1999
    In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
  • Power-Up Behavior of Clocked Devices (Rev. A)
    PDF, 34 Kb, Revisión: A, Archivo publicado: feb 6, 2015

Linea modelo

Serie: SN74ALVTH32373 (2)

Clasificación del fabricante

  • Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Latch