Datasheet Texas Instruments SN74ACT3632-15PQ — Ficha de datos

Hojas de datos

Precios

Estado

Embalaje

Plan ecológico

Notas de aplicación

• Descargar
  Interfacing TI Clocked FIFOs With TI Floating-Point DSPs (Rev. A)
  PDF, 108 Kb, Revisión: A, Archivo publicado: marzo 1, 1996
  FIFO memories are used in digital signal processing systems for matching data paths with asynchronous clock or data rates. This document shows the SN74ACT3632 512?36?2 clocked FIFO as a single-chip bi-directional buffering solution that interfaces to the TI TMS320C3x and TMS320C4x floating-point DSP family. Programmable FIFO flags enable DMA control techniques that are used to handle the data flow
• Descargar
  Power-Dissipation Calculations for TI FIFO Products (Rev. A)
  PDF, 106 Kb, Revisión: A, Archivo publicado: marzo 1, 1996
  Low power consumption is a major advantage of TI FIFO products. Power calculations are required to meet design requirements for chip temperature and system power. This document assists component and system designers in evaluating power consumption for the ACT and ABT FIFO products. Two examples of power calculations, one for the SN74ACT3632 bi-directional CMOS FIFO and one for the BiCMOS SN74ABT36
• Descargar
  FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (Rev. A)
  PDF, 65 Kb, Revisión: A, Archivo publicado: marzo 1, 1996
  The TI 32- and 36-bit FIFOs contain mailbox-bypass registers that transmit priority from one FIFO port to the other, port A to B or port B to A with out storing the data in the FIFO SRAM buffer. This document describes the FIFO mailbox-bypass registers and shows an example of direct memory access (DMA) control of a digital signal processor (DSP). The components described are the SN74ACT3641 and th
• Descargar
  Simultaneous-Switching Noise Analysis For Texas Instruments FIFO Products (Rev. A)
  PDF, 147 Kb, Revisión: A, Archivo publicado: marzo 1, 1996
  In the high-speed advanced logic families, including ACT and ABT FIFO products, analysis of circuit noise immunity during simultaneous switching of multiple outputs is crucial. This document provides a thorough explanation of noise reduction techniques for TI FIFO devices. It is designed to assist component and system design engineers in the evaluation of simultaneous switching noise for ACT and A

Linea modelo

Clasificación del fabricante

• Semiconductors > Logic > Flip-Flop/Latch/Register > FIFO Register

Otros nombres:

SN74ACT363215PQ, SN74ACT3632 15PQ