Datasheet Texas Instruments SN74ABT8646DLG4 — Ficha de datos

FabricanteTexas Instruments
SerieSN74ABT8646
Numero de parteSN74ABT8646DLG4
Datasheet Texas Instruments SN74ABT8646DLG4

Escanee dispositivos de prueba con transceptores y registros de bus octal 28-SSOP -40 a 85

Hojas de datos

SN54ABT8646, SN74ABT8646 datasheet
PDF, 591 Kb, Revisión: F, Archivo publicado: abr 22, 2004
Extracto del documento

Precios

Estado

Estado del ciclo de vidaActivo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricanteNo

Embalaje

Pin28
Package TypeDL
Industry STD TermSSOP
JEDEC CodeR-PDSO-G
Package QTY40
CarrierTUBE
Device MarkingABT8646
Width (mm)7.49
Length (mm)9.53
Thickness (mm)2.59
Pitch (mm).635
Max Height (mm)2.79
Mechanical DataDescargar

Paramétricos

Bits8
F @ Nom Voltage(Max)150 Mhz
ICC @ Nom Voltage(Max)38 mA
Operating Temperature Range-40 to 85 C
Output Drive (IOL/IOH)(Max)64/-32 mA
Package GroupSSOP
Package Size: mm2:W x L28SSOP: 99 mm2: 10.35 x 9.53(SSOP) PKG
RatingCatalog
Technology FamilyABT
VCC(Max)5.5 V
VCC(Min)4.5 V
Voltage(Nom)5 V
tpd @ Nom Voltage(Max)5.8 ns

Plan ecológico

RoHSObediente

Notas de aplicación

  • Programming CPLDs Via the 'LVT8986 LASP
    PDF, 819 Kb, Archivo publicado: nov 1, 2005
    This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to
  • Quad Flatpack No-Lead Logic Packages (Rev. D)
    PDF, 1.0 Mb, Revisión: D, Archivo publicado: feb 16, 2004
    Texas Instruments (TI) Quad Flatpack No-lead (QFN) 14/16/20-terminal Pb-free plastic packages meet dimensions specified in JEDEC standard MO-241 allow for board miniaturization and hold several advantages over traditional SOIC SSOP TSSOP and TVSOP packages. The packages are physically smaller have a smaller routing area improved thermal performance and improved electrical parasitics while
  • Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B)
    PDF, 528 Kb, Revisión: B, Archivo publicado: jun 1, 1997
    The purpose of this document is to assist the designers of high-performance digital logic systems in using the advanced BiCMOS technology (ABT) logic family. Detailed electrical characteristics of these bus-interface devices are provided and tables and graphs have been included to compare specific parameters of the ABT family with those of other logic families. In addition typical data is provide
  • Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A)
    PDF, 115 Kb, Revisión: A, Archivo publicado: marzo 1, 1997
    Advanced bus-interface logic (ABIL) products processed in submicron advanced BiCMOS technologies (ABT) address the specific end-equipment demands of workstations personal and portable computers and telecommunications markets. This document discusses ABIL as system bus interfaces the merits of ABT its I/O structure packaging and ABT products for end-equipment specific solutions.
  • Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A)
    PDF, 80 Kb, Revisión: A, Archivo publicado: dic 1, 1996
    This document shows the output skew for the ABT16254 ABT16952 and ABT16500A devices of the TI advanced BiCMOS (ABT) family. The data samples show which output skew is being examined where the data originates and how it is analyzed. Some errors present in the data are discussed. Skew curves at varying temperatures are given for the ABT16240 ABT16245 ABT16952 ABT16500A and ABT16249 devic
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, Archivo publicado: mayo 1, 1996
  • Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
    PDF, 209 Kb, Archivo publicado: mayo 10, 2002
    Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features

Linea modelo

Clasificación del fabricante

  • Semiconductors > Logic > Specialty Logic > Boundary Scan (JTAG) Logic