Datasheet Texas Instruments DS92LV16TVHG/NOPB — Ficha de datos
| Fabricante | Texas Instruments |
| Serie | DS92LV16 |
| Numero de parte | DS92LV16TVHG/NOPB |
Serializador / Deserializador LVDS de bus de 16 bits - 25 - 80 MHz 80-LQFP -40 a 85
Hojas de datos
DS92LV16 16-Bit Bus LVDS Serializer/Deserializer - 25 - 80 MHz datasheet
PDF, 1.3 Mb, Revisión: H, Archivo publicado: abr 16, 2013
Extracto del documento
Precios
Estado
| Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
| Disponibilidad de muestra del fabricante | Sí |
Embalaje
| Pin | 80 | 80 |
| Package Type | PN | PN |
| Industry STD Term | LQFP | LQFP |
| JEDEC Code | S-PQFP-G | S-PQFP-G |
| Package QTY | 119 | 119 |
| Carrier | TUBE | TUBE |
| Device Marking | DS92LV16TVHG | >B |
| Width (mm) | 12 | 12 |
| Length (mm) | 12 | 12 |
| Thickness (mm) | 1.4 | 1.4 |
| Pitch (mm) | .5 | .5 |
| Max Height (mm) | 1.6 | 1.6 |
| Mechanical Data | Descargar | Descargar |
Paramétricos
| ESD | 2.5 kV |
| Function | SerDes |
| Input Compatibility | LVTTL,LVDS,BLVDS |
| Operating Temperature Range | -40 to 85 C |
| Output Compatibility | LVDS,BLVDS,LVTTL |
| Package Group | LQFP |
| Package Size: mm2:W x L | 80LQFP: 196 mm2: 14 x 14(LQFP) PKG |
| Protocols | Channel-Link I |
| Rating | Catalog |
| Supply Voltage(s) | 3.3 V |
Plan ecológico
| RoHS | Obediente |
Notas de aplicación
- How to Validate BLVDS SER/DES Signal Integrity Using an Eye Mask (Rev. A)PDF, 2.0 Mb, Revisión: A, Archivo publicado: abr 26, 2013
The following application report contains information that will help you validate signal quality on a BLVDS SER/DES link. How to capture an eye pattern, how to generate an eye mask, and how to validate signal quality are all explained in detail in this document. - DS92LV16 Power Up Reset (Rev. B)PDF, 26 Kb, Revisión: B, Archivo publicado: abr 26, 2013
DS92LV16 date code VS39AD and later (middle two date code numbers will be ≥ 39) have a minor metallayer change to the chip’s power up reset and pull up circuitry to ensure robust start up with very slowsupply ramp rates. This change is very minor. It does not affect device functionality, performance, orreliability and requires no re-qualification.All parts sampled or purchased directly fro - External Serial Interface Reduces Simultaneous Switching Output Noise in FPGAs (Rev. A)PDF, 8.3 Mb, Revisión: A, Archivo publicado: abr 26, 2013
This application report highlights how using external SerDes in conjunction with minimum current driveFPGA I/O can reduce FPGA’s internal noise and reap the benefits of a serial interface across the system.This may allow designers to use low end FPGAs with external SerDes to reduce cost and still have highanalog performance. - DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E)PDF, 170 Kb, Revisión: E, Archivo publicado: abr 29, 2013
Reduction in system size, increase in system performance and savings in system cost are valuablebenefits that SER/DES devices (Serializers and Deserializers) bring to many system designers. Thesebenefits are the reason why SER/DES are integral pieces of many of today’s high-speed systems.One of the design constraints for these systems is the maximum transmission distance between a serializer
Linea modelo
Serie: DS92LV16 (3)
- DS92LV16TVHG DS92LV16TVHG/NOPB DS92LV16TVHGX/NOPB
Clasificación del fabricante
- Semiconductors > Interface > LVDS/M-LVDS/PECL > SerDes/Channel-Link