Datasheet Texas Instruments DAC38RF96IAAVR — Ficha de datos
| Fabricante | Texas Instruments |
| Serie | DAC38RF96 |
| Numero de parte | DAC38RF96IAAVR |
Doble canal, 14 bits, 9-GSPS, 12x-24x interpolación, 9 GHz GSM PLL Convertidor digital a analógico (DAC) 144-FCBGA -40 a 85
Hojas de datos
DAC38RFxx Dual-Channel, Single-Ended, 14-Bit, 6- and 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip GSM PLL datasheet
PDF, 3.5 Mb, Revisión: B, Archivo publicado: jul 31, 2017
Extracto del documento
Precios
Estado
| Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
| Disponibilidad de muestra del fabricante | No |
Embalaje
| Pin | 144 |
| Package Type | AAV |
| Industry STD Term | FCBGA |
| JEDEC Code | S-PBGA-N |
| Package QTY | 1000 |
| Carrier | LARGE T&R |
| Device Marking | DAC38RF96I |
| Width (mm) | 10 |
| Length (mm) | 10 |
| Thickness (mm) | 1.45 |
| Pitch (mm) | .8 |
| Max Height (mm) | 1.94 |
| Mechanical Data | Descargar |
Paramétricos
| Architecture | Current Source |
| DAC Channels | 2 |
| Interface | JESD204B |
| Interpolation | 12x,16x,18x,20x,24x |
| Operating Temperature Range | -40 to 85 C |
| Package Group | FCBGA |
| Package Size: mm2:W x L | See datasheet (FCBGA) PKG |
| Power Consumption(Typ) | 3800 mW |
| Rating | Catalog |
| Resolution | 14 Bits |
| SFDR | 72 dB |
| Sample / Update Rate | 9000 MSPS |
Plan ecológico
| RoHS | Obediente |
Kits de diseño y Módulos de evaluación
- Evaluation Modules & Boards: DAC38RF86EVM
DAC38RF86 Dual-Channel, 14-Bit, 9-GSPS, 6x-24x Interpolating, 9 GHz GSM PLL DAC Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
Notas de aplicación
- DAC38RF8x Test ModesPDF, 3.0 Mb, Archivo publicado: jul 25, 2017
The DAC38RF8x family of devices comes equipped with multiple test modes to assist users in verifying systems in rapid prototyping situations. This application report covers two of the available tests, the pseudorandom binary-sequence test and JESD204B short pattern test, in detail using the TI DAC38RF8xEVM and TSW14J56EVM capture card. - Quick-Start Methods in Simulating the DAC38RF8x Input/Output Buffer InformationPDF, 600 Kb, Archivo publicado: agosto 2, 2017
Input/output Buffer Information Specification (IBIS) models are used to simulate digital electrical interfaces.These models can be categorized into two main categories: traditional and algorithmic modeling interface(AMI). AMI is typically used for SerDes channel simulation, and is different from the traditional IBIS model,which is the focus of this document. These models are simple ASCII tex - Eye Scan Testing with the DAC38RFxxPDF, 3.6 Mb, Archivo publicado: agosto 10, 2017
The DAC38RFxx family of devices comes equipped with the capability to generate eye diagrams by usinging JTAG communication with the DAC38RF8x eye scan GUI software. By running this software, users can generate eye diagrams to compare with the JESD204B standard eye mask requirements, and verify signal integrity performance of the SerDes link between DAC and FPGA/ASIC. This application report descri
Linea modelo
Serie: DAC38RF96 (2)
- DAC38RF96IAAV DAC38RF96IAAVR
Clasificación del fabricante
- Semiconductors > Data Converters > Digital-to-Analog Converters (DACs) > High Speed DACs (>10MSPS)