Datasheet Texas Instruments CDC706PWG4 — Ficha de datos

Sintetizador / multiplicador / divisor de reloj programable personalizado de 3 PLL 20-TSSOP

Hojas de datos

PDF, 1.4 Mb, Revisión: B, Archivo publicado: feb 11, 2008

Extracto del documento

Estado del ciclo de vida	NRND (No recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

RoHS

Obediente

Descargar
CDCx706/x906 Termination and Signal Integrity Guidelines (Rev. A)
PDF, 155 Kb, Revisión: A, Archivo publicado: nov 28, 2007
This application report shows and evaluates different schemes for the CDCE706, CDCE906, CDC706, and CDC906. Guidelines for optimizing the series termination are discussed. Additionally, this report describes how the CDCx706/x906 family can be used to drive 1.8-V clock inputs.
Descargar
High Speed Layout Guidelines (Rev. A)
PDF, 762 Kb, Revisión: A, Archivo publicado: agosto 8, 2017
Thisapplicationreportaddresseshigh-speedsignals,suchas clocksignalsand theirrouting,and givesdesignersa reviewof the importantcoherences.Withsomesimplerules,electromagneticinterferenceproblemscan be minimizedwithoutusingcomplicatedformulasand expensivesimulationtools.Section1givesa shortintroductionto theory,whileSection
Descargar
Clock Recommendations for the DM643x EVM
PDF, 121 Kb, Archivo publicado: nov 29, 2006
The DM643x evaluation module (EVM) requires several clock frequencies to run the system properly. The current clocking proposal of the low-cost EVM consists of the VCXO chip PI6CX100-27W, the PLL chip PLL1705, several bus drivers, and a few oscillaors and crystals. This application report discusses several optimized clocking proposals with the Texas Instruments new clock drivers and recommends a m

Serie: CDC706 (4)