Datasheet Texas Instruments CDC2586 — Ficha de datos
Fabricante | Texas Instruments |
Serie | CDC2586 |
Controlador PLL CLock de 3.3V con opciones de frecuencia 1 / 2x, 1x y 2x
Hojas de datos
CDC2586: 3.3-V PLL Clock Driver With 3-State Outputs datasheet
PDF, 307 Kb, Revisión: D, Archivo publicado: abr 19, 2004
Extracto del documento
Precios
Estado
CDC2586PAH | CDC2586PAHG4 | |
---|---|---|
Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) | Activo (Recomendado para nuevos diseños) |
Disponibilidad de muestra del fabricante | Sí | Sí |
Embalaje
CDC2586PAH | CDC2586PAHG4 | |
---|---|---|
N | 1 | 2 |
Pin | 52 | 52 |
Package Type | PAH | PAH |
Industry STD Term | TQFP | TQFP |
JEDEC Code | S-PQFP-G | S-PQFP-G |
Package QTY | 160 | 160 |
Carrier | JEDEC TRAY (10+1) | JEDEC TRAY (10+1) |
Device Marking | CDC2586 | CDC2586 |
Width (mm) | 10 | 10 |
Length (mm) | 10 | 10 |
Thickness (mm) | 1 | 1 |
Pitch (mm) | .65 | .65 |
Max Height (mm) | 1.2 | 1.2 |
Mechanical Data | Descargar | Descargar |
Paramétricos
Parameters / Models | CDC2586PAH | CDC2586PAHG4 |
---|---|---|
Absolute Jitter (Peak-to-Peak Cycle or Period Jitter), ps | 200 | 200 |
Number of Outputs | 12 | 12 |
Operating Frequency Range(Max), MHz | 100 | 100 |
Operating Frequency Range(Min), MHz | 25 | 25 |
Package Group | TQFP | TQFP |
Package Size: mm2:W x L, PKG | 52TQFP: 144 mm2: 12 x 12(TQFP) | 52TQFP: 144 mm2: 12 x 12(TQFP) |
Rating | Catalog | Catalog |
VCC, V | 3.3 | 3.3 |
t(phase error), ps | 500 | 500 |
tsk(o), ps | 500 | 500 |
Plan ecológico
CDC2586PAH | CDC2586PAHG4 | |
---|---|---|
RoHS | Obediente | Obediente |
Notas de aplicación
- Phase-Lock Loop-Based (PLL) Clock Drivers: Benefits Versus Costs (Rev. A)PDF, 51 Kb, Revisión: A, Archivo publicado: marzo 1, 1997
This document provides an overview of a PLL clock driver. The advantages and disadvantages of PLLs and the cost in designs are discussed. TI manufactures three low-voltage high-performance PLL clock drivers, the CDC2582, CDC2586, and the CDC2586. - Application and Design Considerations for CDC5xx Phase-Lock Loop Clock DriversPDF, 101 Kb, Archivo publicado: abr 1, 1996
Today?s high-speed system designs require stringent propagation and skew parameters to maintain desired system performance. TI developed the CDC5XX platform of PLL clock drivers to meet the need for high-performance clock system components. This document describes the features and functions of the CDC5XX and discusses design considerations and configurations for the CDC586, CDC582, and CDC2582 clo
Linea modelo
Serie: CDC2586 (2)
Clasificación del fabricante
- Semiconductors> Clock and Timing> Clock Buffers> Zero Delay Buffers