Datasheet Texas Instruments CD74ACT373EE4 — Ficha de datos

Fabricante	Texas Instruments
Serie	CD74ACT373
Numero de parte	CD74ACT373EE4

Cierres transparentes octales con salidas de 3 estados 20-PDIP -55 a 125

Hojas de datos

Descargar

PDF, 1.3 Mb, Archivo publicado: dic 3, 1998

Extracto del documento

Data sheet acquired from Harris Semiconductor
SCHS289 This data sheet is applicable to the CD54/74AC373, CD54/74ACT373, and CD54ACT533. The CD74AC533 and CD74ACT533 were not
acquired from Harris Semiconductor. PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION
Orderable Device Status
(1) Package Type Package Pins Package
Drawing
Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (В°C) Device Marking
(4/5) CD54AC373F3A ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 CD54AC373F3A CD54ACT373F3A ACTIVE CDIP J 20 1 TBD A42 N / A for Pkg Type -55 to 125 CD54ACT373F3A CD74AC373E ACTIVE PDIP N 20 20 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type -55 to 125 CD74AC373E CD74AC373M ACTIVE SOIC DW 20 25 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 AC373M CD74AC373M96 ACTIVE SOIC DW 20 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 AC373M CD74AC373MG4 ACTIVE SOIC DW 20 25 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 AC373M CD74ACT373E ACTIVE PDIP N 20 20 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type -55 to 125 CD74ACT373E CD74ACT373EE4 ACTIVE PDIP N 20 20 Pb-Free
(RoHS) CU NIPDAU N / A for Pkg Type -55 to 125 CD74ACT373E CD74ACT373M ACTIVE SOIC DW 20 25 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 ACT373M CD74ACT373M96 ACTIVE SOIC DW 20 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 ACT373M CD74ACT373M96E4 ACTIVE SOIC DW 20 2000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 ACT373M CD74ACT373MG4 ACTIVE SOIC DW 20 25 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 ACT373M (1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device. …

Precios

Estado

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

Embalaje

Pin	20
Package Type	N
Industry STD Term	PDIP
JEDEC Code	R-PDIP-T
Package QTY	20
Carrier	TUBE
Device Marking	CD74ACT373E
Width (mm)	6.35
Length (mm)	24.33
Thickness (mm)	4.57
Pitch (mm)	2.54
Max Height (mm)	5.08
Mechanical Data	Descargar

Paramétricos

3-State Output	Yes
Bits	8
F @ Nom Voltage(Max)	90 Mhz
ICC @ Nom Voltage(Max)	0.04 mA
Operating Temperature Range	-55 to 125 C
Output Drive (IOL/IOH)(Max)	24/-24 mA
Package Group	PDIP
Package Size: mm2:W x L	See datasheet (PDIP) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	ACT
VCC(Max)	5.5 V
VCC(Min)	4.5 V
Voltage(Nom)	5.5 V
tpd @ Nom Voltage(Max)	11.5 ns

Plan ecológico

RoHS	Obediente
Pb gratis	Sí

Notas de aplicación

Descargar
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, Revisión: A, Archivo publicado: jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Descargar
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revisión: A, Archivo publicado: feb 6, 2015
Descargar
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, Archivo publicado: abr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Linea modelo

Serie: CD74ACT373 (6)

CD74ACT373E CD74ACT373EE4 CD74ACT373M CD74ACT373M96 CD74ACT373M96E4 CD74ACT373MG4

Clasificación del fabricante

Semiconductors > Logic > Flip-Flop/Latch/Register > D-Type Latch