Datasheet Texas Instruments CD54ACT20 — Ficha de datos
Fabricante | Texas Instruments |
Serie | CD54ACT20 |
Puertas dobles NAND de 4 entradas
Hojas de datos
CD54ACT20, CD74ACT20 datasheet
PDF, 970 Kb, Archivo publicado: nov 15, 2002
Extracto del documento
Precios
Estado
5962-0051301QCA | CD54ACT20F3A | |
---|---|---|
Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) | Activo (Recomendado para nuevos diseños) |
Disponibilidad de muestra del fabricante | No | No |
Embalaje
5962-0051301QCA | CD54ACT20F3A | |
---|---|---|
N | 1 | 2 |
Pin | 14 | 14 |
Package Type | J | J |
Industry STD Term | CDIP | CDIP |
JEDEC Code | R-GDIP-T | R-GDIP-T |
Package QTY | 1 | 1 |
Carrier | TUBE | TUBE |
Device Marking | CD54ACT20F3A | CD54ACT20F3A |
Width (mm) | 6.67 | 6.67 |
Length (mm) | 19.56 | 19.56 |
Thickness (mm) | 4.57 | 4.57 |
Pitch (mm) | 2.54 | 2.54 |
Max Height (mm) | 5.08 | 5.08 |
Mechanical Data | Descargar | Descargar |
Paramétricos
Parameters / Models | 5962-0051301QCA | CD54ACT20F3A |
---|---|---|
Approx. price, US$ | 17.291 | 100u | |
Bits | 2 | |
Data rate(Max), Mbps | 100 | |
F @ Nom Voltage(Max), Mhz | 90 | |
Features | Very high speed (tpd 5-10ns) | |
ICC @ Nom Voltage(Max), mA | 0.04 | |
IOH(Max), mA | -24 | |
IOL(Max), mA | 24 | |
Input Type | TTL | |
Input type | TTL-Compatible CMOS | |
Inputs per channel | 4 | |
Number of channels | 2 | |
Operating Temperature Range, C | -55 to 125 | |
Operating temperature range, C | -55 to 125 | |
Output Drive (IOL/IOH)(Max), mA | 24/-24 | |
Output Type | CMOS | |
Output type | Push-Pull | |
Package Group | CDIP|14 | CDIP |
Package Size: mm2:W x L, PKG | See datasheet (CDIP) | |
Package size: mm2:W x L, PKG | 14CDIP: 130 mm2: 6.67 x 19.56 (CDIP|14) | |
Rating | Military | Military |
Schmitt Trigger | No | |
Supply voltage(Max), V | 5.5 | |
Supply voltage(Min), V | 4.5 | |
Technology Family | ACT | ACT |
VCC(Max), V | 5.5 | |
VCC(Min), V | 4.5 | |
tpd @ Nom Voltage(Max), ns | 12.3 |
Plan ecológico
5962-0051301QCA | CD54ACT20F3A | |
---|---|---|
RoHS | Desobediente | See ti.com |
Pb gratis | Sí |
Notas de aplicación
- Selecting the Right Level Translation Solution (Rev. A)PDF, 313 Kb, Revisión: A, Archivo publicado: jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati - Using High Speed CMOS and Advanced CMOS in Systems With Multiple VccPDF, 43 Kb, Archivo publicado: abr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren - TI IBIS File Creation Validation and Distribution ProcessesPDF, 380 Kb, Archivo publicado: agosto 29, 2002
The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con - Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)PDF, 614 Kb, Revisión: C, Archivo publicado: dic 2, 2015
- Semiconductor Packing Material Electrostatic Discharge (ESD) ProtectionPDF, 337 Kb, Archivo publicado: jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge - Designing With Logic (Rev. C)PDF, 186 Kb, Revisión: C, Archivo publicado: jun 1, 1997
Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w - Introduction to LogicPDF, 93 Kb, Archivo publicado: abr 30, 2015
- Implications of Slow or Floating CMOS Inputs (Rev. D)PDF, 260 Kb, Revisión: D, Archivo publicado: jun 23, 2016
- CMOS Power Consumption and CPD Calculation (Rev. B)PDF, 89 Kb, Revisión: B, Archivo publicado: jun 1, 1997
Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result CMOS devices are best known for low power consumption. However for minimizing the power requirements of a board or a system simply knowing that CMOS devices may use less power than equivale
Linea modelo
Serie: CD54ACT20 (2)
Clasificación del fabricante
- Semiconductors> Space & High Reliability> Logic Products> Gate Products