Datasheet Texas Instruments ADS900 — Ficha de datos

Fabricante	Texas Instruments
Serie	ADS900

Hojas de datos

Precios

Estado

Embalaje

Paramétricos

Parameters / Models	ADS900E	ADS900E/1K
# Input Channels	1	1
Analog Input BW, MHz	100	100
Architecture	Pipeline	Pipeline
DNL(Max), +/-LSB	1	1
DNL(Typ), +/-LSB	0.7	0.7
ENOB, Bits	7.9	7.9
INL(Typ), +/-LSB	3.5	3.5
Input Buffer	No	No
Input Range, Vp-p	1,2	1,2
Interface	Parallel CMOS	Parallel CMOS
Operating Temperature Range, C	-40 to 85	-40 to 85
Package Group	SSOP	SSOP
Package Size: mm2:W x L, PKG	28SSOP: 80 mm2: 7.8 x 10.2(SSOP)	28SSOP: 80 mm2: 7.8 x 10.2(SSOP)
Power Consumption(Typ), mW	54	54
Rating	Catalog	Catalog
Reference Mode	Ext,Int	Ext,Int
Resolution, Bits	10	10
SFDR, dB	53	53
SINAD, dB	48	48
SNR, dB	49	49
Sample Rate(Max), MSPS	20	20

Plan ecológico

Notas de aplicación

• Descargar
  Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
  PDF, 327 Kb, Revisión: A, Archivo publicado: sept 10, 2010
  This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
• Descargar
  CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
  PDF, 424 Kb, Archivo publicado: jun 8, 2008
  Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
• Descargar
  Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
  PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
  This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
• Descargar
  CDCE62005 as Clock Solution for High-Speed ADCs
  PDF, 805 Kb, Archivo publicado: sept 4, 2008
  TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
• Descargar
  Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
  PDF, 376 Kb, Archivo publicado: abr 28, 2009
  This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.

Linea modelo

Clasificación del fabricante

• Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)