Datasheet Texas Instruments ADS6222IRGZT — Ficha de datos

Fabricante	Texas Instruments
Serie	ADS6222
Numero de parte	ADS6222IRGZT

Convertidor analógico a digital (ADC) de doble canal, 12 bits, 65-MSPS 48-VQFN -40 a 85

Hojas de datos

Descargar

PDF, 3.4 Mb, Revisión: B, Archivo publicado: enero 14, 2014

Extracto del documento

Precios

Estado

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

Embalaje

Pin	48
Package Type	RGZ
Industry STD Term	VQFN
JEDEC Code	S-PQFP-N
Package QTY	250
Carrier	SMALL T&R
Device Marking	AZ6222
Width (mm)	7
Length (mm)	7
Thickness (mm)	.9
Pitch (mm)	.5
Max Height (mm)	1
Mechanical Data	Descargar

Paramétricos

# Input Channels	2
Analog Input BW	500 MHz
Architecture	Pipeline
DNL(Max)	1.8 +/-LSB
DNL(Typ)	0.4 +/-LSB
ENOB	11.5 Bits
INL(Max)	2 +/-LSB
INL(Typ)	1 +/-LSB
Input Buffer	No
Input Range	2 Vp-p
Interface	Serial LVDS
Operating Temperature Range	-40 to 85 C
Package Group	VQFN
Package Size: mm2:W x L	48VQFN: 49 mm2: 7 x 7(VQFN) PKG
Power Consumption(Typ)	630 mW
Rating	Catalog
Reference Mode	Ext,Int
Resolution	12 Bits
SFDR	88 dB
SINAD	71 dB
SNR	71.2 dB
Sample Rate(Max)	65 MSPS

Plan ecológico

RoHS

Obediente

Kits de diseño y Módulos de evaluación

Evaluation Modules & Boards: ADS6222EVM
ADS6222 Dual-Channel, 12-Bit, 65-MSPS Analog-to-Digital Converter Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
- Descargar
Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
- Descargar
Evaluation Modules & Boards: TSW1405EVM
Data Capture: Data Converter EVMs With 8 LVDS Lanes up to 1.0Gbps
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
- Descargar

Notas de aplicación

Descargar
QFN Layout Guidelines
PDF, 1.3 Mb, Archivo publicado: jul 28, 2006
Board layout and stencil information for most Texas Instruments Quad Flat No-Lead (QFN) devices is provided in their data sheets. This document helps printed-circuit board designers understand and better use this information for optimal designs.
Descargar
CDCE62005 as Clock Solution for High-Speed ADCs
PDF, 805 Kb, Archivo publicado: sept 4, 2008
TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
Descargar
Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
PDF, 2.0 Mb, Revisión: A, Archivo publicado: mayo 22, 2015
Descargar
Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
PDF, 1.2 Mb, Revisión: A, Archivo publicado: jul 19, 2013
Descargar
Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
PDF, 376 Kb, Archivo publicado: abr 28, 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
Descargar
Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
PDF, 327 Kb, Revisión: A, Archivo publicado: sept 10, 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
Descargar
Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
Descargar
CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
PDF, 424 Kb, Archivo publicado: jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
Descargar
QFN and SON PCB Attachment (Rev. B)
PDF, 821 Kb, Revisión: B, Archivo publicado: agosto 24, 2018
Descargar
Principles of Data Acquisition and Conversion (Rev. A)
PDF, 132 Kb, Revisión: A, Archivo publicado: abr 16, 2015
Descargar
A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
PDF, 425 Kb, Revisión: B, Archivo publicado: oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
Descargar
Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
PDF, 69 Kb, Revisión: A, Archivo publicado: mayo 18, 2015

Linea modelo

Serie: ADS6222 (1)

ADS6222IRGZT

Clasificación del fabricante

Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)