Datasheet Texas Instruments THS5641AIPWR — Ficha de datos

Convertidor digital a analógico (DAC) de 8 bits y 100 MSPS 28-TSSOP -40 a 85

Hojas de datos

PDF, 915 Kb, Revisión: A, Archivo publicado: sept 25, 2002

Extracto del documento

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

Architecture	Current Source
DAC Channels	1
Interface	Parallel CMOS
Interpolation	1x
Operating Temperature Range	-40 to 85 C
Package Group	TSSOP
Package Size: mm2:W x L	28TSSOP: 62 mm2: 6.4 x 9.7(TSSOP) PKG
Power Consumption(Typ)	100 mW
Rating	Catalog
Resolution	8 Bits
SFDR	55 dB
Sample / Update Rate	100 MSPS

RoHS

Obediente

Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
- Descargar

Descargar
Wideband Complementary Current Output DAC Single-Ended Interface
PDF, 597 Kb, Archivo publicado: jun 21, 2005
High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
Descargar
Noise Analysis for High Speed Op Amps (Rev. A)
PDF, 256 Kb, Revisión: A, Archivo publicado: enero 17, 2005
As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

Serie: THS5641A (6)

Semiconductors > Data Converters > Digital-to-Analog Converters (DACs) > High Speed DACs (>10MSPS)