Datasheet Texas Instruments SN74LVTH125RGYR — Ficha de datos

Fabricante	Texas Instruments
Serie	SN74LVTH125
Numero de parte	SN74LVTH125RGYR

Búfer de bus cuádruple ABT de 3.3 V con salidas de 3 estados 14-VQFN -40 a 85

Hojas de datos

Descargar

PDF, 1.1 Mb, Revisión: I, Archivo publicado: oct 13, 2003

Extracto del documento

Precios

Estado

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	Sí

Embalaje

Pin	14
Package Type	RGY
Industry STD Term	VQFN
JEDEC Code	S-PQFP-N
Package QTY	3000
Carrier	LARGE T&R
Device Marking	LXH125
Width (mm)	3.5
Length (mm)	3.5
Thickness (mm)	.9
Pitch (mm)	.5
Max Height (mm)	1
Mechanical Data	Descargar

Paramétricos

Bits	4
F @ Nom Voltage(Max)	160 Mhz
ICC @ Nom Voltage(Max)	0.007 mA
Operating Temperature Range	-40 to 85 C
Output Drive (IOL/IOH)(Max)	-32/64 mA
Package Group	VQFN
Package Size: mm2:W x L	14VQFN: 12 mm2: 3.5 x 3.5(VQFN) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	LVT
VCC(Max)	3.6 V
VCC(Min)	2.7 V
Voltage(Nom)	3.3 V
tpd @ Nom Voltage(Max)	3.5 ns

Plan ecológico

RoHS

Obediente

Notas de aplicación

Descargar
Simultaneous-Switching Performance of TI Logic Devices (Rev. B)
PDF, 378 Kb, Revisión: B, Archivo publicado: feb 23, 2005
Simultaneous-switching noise can generate and propagate glitches in electronic systems. Therefore, system designers are faced with challenges to minimize simultaneous-switching noise, while increasing switching speed and improving signal quality. This report presents the performance of different TI logic devices under various simultaneous-switching conditions. Factors such as the number of bits sw
Descargar
LVT Family Characteristics (Rev. A)
PDF, 98 Kb, Revisión: A, Archivo publicado: marzo 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
Descargar
LVT-to-LVTH Conversion
PDF, 84 Kb, Archivo publicado: dic 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
Descargar
Bus-Hold Circuit
PDF, 418 Kb, Archivo publicado: feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

Linea modelo

Serie: SN74LVTH125 (21)

SN74LVTH125D SN74LVTH125DBR SN74LVTH125DBRE4 SN74LVTH125DE4 SN74LVTH125DG4 SN74LVTH125DGVR SN74LVTH125DGVRE4 SN74LVTH125DGVRG4 SN74LVTH125DR SN74LVTH125DRE4 SN74LVTH125DRG4 SN74LVTH125NSR SN74LVTH125NSRE4 SN74LVTH125PW SN74LVTH125PWE4 SN74LVTH125PWG4 SN74LVTH125PWR SN74LVTH125PWRE4 SN74LVTH125PWRG4 SN74LVTH125RGYR SN74LVTH125RGYRG4

Clasificación del fabricante

Semiconductors > Logic > Buffer/Driver/Transceiver > Non-Inverting Buffer/Driver