Datasheet Texas Instruments SN74LVTH244ADBG4 — Ficha de datos
| Fabricante | Texas Instruments |
| Serie | SN74LVTH244A |
| Numero de parte | SN74LVTH244ADBG4 |
Búferes / controladores octales ABT de 3.3 V con salidas de 3 estados 20-SSOP
Hojas de datos
SN54LVTH244A, SN74LVTH244A datasheet
PDF, 1.5 Mb, Revisión: J, Archivo publicado: oct 8, 2003
Extracto del documento
Precios
Estado
| Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
| Disponibilidad de muestra del fabricante | No |
Embalaje
| Pin | 20 |
| Package Type | DB |
| Industry STD Term | SSOP |
| JEDEC Code | R-PDSO-G |
| Package QTY | 70 |
| Carrier | TUBE |
| Device Marking | LXH244A |
| Width (mm) | 5.3 |
| Length (mm) | 7.2 |
| Thickness (mm) | 1.95 |
| Pitch (mm) | .65 |
| Max Height (mm) | 2 |
| Mechanical Data | Descargar |
Paramétricos
| Bits | 8 |
| F @ Nom Voltage(Max) | 160 Mhz |
| ICC @ Nom Voltage(Max) | 0.005 mA |
| Operating Temperature Range | -40 to 85 C |
| Output Drive (IOL/IOH)(Max) | -32/64 mA |
| Package Group | SSOP |
| Package Size: mm2:W x L | 20SSOP: 56 mm2: 7.8 x 7.2(SSOP) PKG |
| Rating | Catalog |
| Schmitt Trigger | No |
| Technology Family | LVT |
| VCC(Max) | 3.6 V |
| VCC(Min) | 2.7 V |
| Voltage(Nom) | 3.3 V |
| tpd @ Nom Voltage(Max) | 3.5 ns |
Plan ecológico
| RoHS | Obediente |
Notas de aplicación
- LVT Family Characteristics (Rev. A)PDF, 98 Kb, Revisión: A, Archivo publicado: marzo 1, 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Kb, Archivo publicado: dic 8, 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed. - Bus-Hold CircuitPDF, 418 Kb, Archivo publicado: feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
Linea modelo
Serie: SN74LVTH244A (24)
- SN74LVTH244ADB SN74LVTH244ADBG4 SN74LVTH244ADBLE SN74LVTH244ADBR SN74LVTH244ADBRE4 SN74LVTH244ADBRG4 SN74LVTH244ADW SN74LVTH244ADWE4 SN74LVTH244ADWG4 SN74LVTH244ADWR SN74LVTH244ADWRE4 SN74LVTH244ADWRG4 SN74LVTH244AGQNR SN74LVTH244ANSR SN74LVTH244ANSRG4 SN74LVTH244APW SN74LVTH244APWG4 SN74LVTH244APWLE SN74LVTH244APWR SN74LVTH244APWRE4 SN74LVTH244APWRG4 SN74LVTH244ARGYR SN74LVTH244ARGYRG4 SN74LVTH244AZQNR
Clasificación del fabricante
- Semiconductors > Logic > Buffer/Driver/Transceiver > Non-Inverting Buffer/Driver