Datasheet Texas Instruments 74ALVTH16374ZQLR — Ficha de datos

Fabricante	Texas Instruments
Serie	SN74ALVTH16374
Numero de parte	74ALVTH16374ZQLR

Chanclas tipo D de 2.5-V / 3.3-V de 16 bits activadas por borde con salidas de 3 estados MICROSTAR DE 56 BGA JUNIOR -40 a 85

Hojas de datos

Descargar

PDF, 928 Kb, Revisión: G, Archivo publicado: nov 9, 2006

Extracto del documento

Precios

Estado

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

Embalaje

Pin	56
Package Type	ZQL
Industry STD Term	BGA MICROSTAR JUNIOR
JEDEC Code	R-PBGA-N
Package QTY	1000
Carrier	LARGE T&R
Device Marking	VT374
Width (mm)	4.5
Length (mm)	7
Thickness (mm)	.75
Pitch (mm)	.65
Max Height (mm)	1
Mechanical Data	Descargar

Paramétricos

3-State Output	Yes
Bits	16
F @ Nom Voltage(Max)	250 Mhz
ICC @ Nom Voltage(Max)	5 mA
Operating Temperature Range	-40 to 85 C
Output Drive (IOL/IOH)(Max)	64/-32 mA
Package Group	BGA MICROSTAR JUNIOR
Package Size: mm2:W x L	56BGA MICROSTAR JUNIOR: 32 mm2: 4.5 x 7(BGA MICROSTAR JUNIOR) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	ALVT
VCC(Max)	3.6 V
VCC(Min)	2.3 V
Voltage(Nom)	2.5,3.3 V
tpd @ Nom Voltage(Max)	3.8,3.2 ns

Plan ecológico

RoHS

Obediente

Notas de aplicación

Descargar
Advanced Low-Voltage Technology
PDF, 59 Kb, Archivo publicado: jul 27, 1999
ALVT, the advanced low-voltage logic family, offers high-performance BiCMOS devices that are functional at 3.3-V and 2.5-V V sub CC and have low propagation delay, low static-power consumption, and 64 mA current drive. Other features include 5-V tolerance; auto3-state; bus hold; partial power down, hot insertion, and live insertion; and excellent simultaneous-switching and output-skew performance.
Descargar
Bus-Hold Circuit
PDF, 418 Kb, Archivo publicado: feb 5, 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
Descargar
16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
PDF, 895 Kb, Revisión: B, Archivo publicado: mayo 22, 2002
TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
Descargar
Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
PDF, 154 Kb, Revisión: A, Archivo publicado: sept 8, 1999
In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
Descargar
Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices
PDF, 209 Kb, Archivo publicado: mayo 10, 2002
Many telecom and networking applications require that cards be inserted and extracted from a live backplane without interrupting data or damaging components. To achieve this interface terminals of the card must be electrically isolated from the bus system during insertion or extraction from the backplane. To facilitate this Texas Instruments provides bus-interface and logic devices with features
Descargar
TI IBIS File Creation Validation and Distribution Processes
PDF, 380 Kb, Archivo publicado: agosto 29, 2002
The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
Descargar
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revisión: A, Archivo publicado: feb 6, 2015

Linea modelo

Serie: SN74ALVTH16374 (6)

74ALVTH16374ZQLR SN74ALVTH16374DL SN74ALVTH16374DLR SN74ALVTH16374GR SN74ALVTH16374KR SN74ALVTH16374VR

Clasificación del fabricante

Semiconductors > Logic > Flip-Flop/Latch/Register > D-Type Flip-Flop