Datasheet Texas Instruments ADS5483IRGCT — Ficha de datos
| Fabricante | Texas Instruments |
| Serie | ADS5483 |
| Numero de parte | ADS5483IRGCT |
Convertidor analógico a digital (ADC) de 16 bits, 135-MSPS 64-VQFN -40 a 85
Hojas de datos
16-Bit, 80/105/135 MSPS High-Speed ADCs datasheet
PDF, 3.2 Mb, Revisión: C, Archivo publicado: oct 6, 2009
Extracto del documento
Precios
Estado
| Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
| Disponibilidad de muestra del fabricante | No |
Embalaje
| Pin | 64 |
| Package Type | RGC |
| Industry STD Term | VQFN |
| JEDEC Code | S-PQFP-N |
| Package QTY | 250 |
| Carrier | SMALL T&R |
| Device Marking | AZ5483 |
| Width (mm) | 9 |
| Length (mm) | 9 |
| Thickness (mm) | .88 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1 |
| Mechanical Data | Descargar |
Paramétricos
| # Input Channels | 1 |
| Analog Input BW | 485 MHz |
| Architecture | Pipeline |
| DNL(Max) | 1 +/-LSB |
| DNL(Typ) | 0.5 +/-LSB |
| ENOB | 12.63 Bits |
| INL(Max) | 10 +/-LSB |
| INL(Typ) | 3 +/-LSB |
| Input Buffer | Yes |
| Input Range | 3 Vp-p |
| Interface | Parallel LVDS |
| Operating Temperature Range | -40 to 85 C |
| Package Group | VQFN |
| Package Size: mm2:W x L | 64VQFN: 81 mm2: 9 x 9(VQFN) PKG |
| Power Consumption(Typ) | 2100 mW |
| Rating | Catalog |
| Reference Mode | Ext,Int |
| Resolution | 16 Bits |
| SFDR | 97 dB |
| SINAD | 77.8 dB |
| SNR | 79 dB |
| Sample Rate(Max) | 135 MSPS |
Plan ecológico
| RoHS | Obediente |
Kits de diseño y Módulos de evaluación
- Evaluation Modules & Boards: THS770006EVM
THS770006 Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: ADS5483EVM
ADS5483 16-Bit, 135-MSPS Analog-to-Digital Converter Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
Notas de aplicación
- Clock jitter analyzed in the time domain, Part 3PDF, 627 Kb, Archivo publicado: sept 16, 2011
- Power-supply design for high-speed ADCs (Rev. A)PDF, 761 Kb, Revisión: A, Archivo publicado: mayo 18, 2015
- Clock jitter analyzed in the time domain, Part 2PDF, 588 Kb, Archivo publicado: nov 15, 2010
- Impact of sampling-clock spurs on ADC performancePDF, 1.2 Mb, Archivo publicado: jul 14, 2009
- Input Impedance Measurement Using ADC FFT DataPDF, 275 Kb, Archivo publicado: enero 11, 2011
Texas Instruments has introduced a family of high-speed analog-to-digital converters (ADCs) suited tomeet the demand for high-speed and high-IF sampling systems. To achieve the highest overall system performance, an analog front-end circuit with an antialiasing filter must drive the ADC with the highestpossible dynamic range and lowest distortions. One important parameter of the front-end circ - 4Q 2010 Issue Analog Applications JournalPDF, 1.3 Mb, Archivo publicado: nov 15, 2010
- Q1 2010 Issue Analog Applications JournalPDF, 2.6 Mb, Archivo publicado: enero 29, 2010
- High-Speed Analog-to-Digital Converter BasicsPDF, 1.1 Mb, Archivo publicado: enero 11, 2012
The goal of this document is to introduce a wide range of theories and topics that are relevant tohigh-speed analog-to-digital converters (ADC). This document provides details on sampling theorydata-sheet specifications ADC selection criteria and evaluation methods clock jitter and other commonsystem-level concerns. In addition some end-users will want to extend the performance capabil - 3Q 2011 Issue Analog Applications JournalPDF, 1.4 Mb, Archivo publicado: sept 16, 2011
- Журнал по применению аналоговых компонентов 3Q 2011PDF, 3.9 Mb, Archivo publicado: sept 1, 2011
- Q3 2009 Issue Analog Applications JournalPDF, 2.1 Mb, Archivo publicado: jul 14, 2009
- QFN Layout GuidelinesPDF, 1.3 Mb, Archivo publicado: jul 28, 2006
Board layout and stencil information for most Texas Instruments Quad Flat No-Lead (QFN) devices is provided in their data sheets. This document helps printed-circuit board designers understand and better use this information for optimal designs. - Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)PDF, 2.0 Mb, Revisión: A, Archivo publicado: mayo 22, 2015
- Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)PDF, 1.2 Mb, Revisión: A, Archivo publicado: jul 19, 2013
- Smart Selection of ADC/DAC Enables Better Design of Software-Defined RadioPDF, 376 Kb, Archivo publicado: abr 28, 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs. - Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)PDF, 327 Kb, Revisión: A, Archivo publicado: sept 10, 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Kb, Archivo publicado: jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers - A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Kb, Revisión: B, Archivo publicado: oct 9, 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Kb, Revisión: A, Archivo publicado: mayo 18, 2015
- Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Kb, Revisión: A, Archivo publicado: abr 16, 2015
Linea modelo
Serie: ADS5483 (1)
- ADS5483IRGCT
Clasificación del fabricante
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)