Datasheet Texas Instruments CD74ACT164EE4 — Ficha de datos

Registro de desplazamiento de entrada serie / salida paralela de 8 bits 14-PDIP -55 a 125

Hojas de datos

PDF, 714 Kb, Revisión: A, Archivo publicado: mayo 17, 2000

Extracto del documento

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

3-State Output	No
F @ Nom Voltage(Max)	90 Mhz
ICC @ Nom Voltage(Max)	0.08 mA
Operating Temperature Range	-55 to 125 C
Output Drive (IOL/IOH)(Max)	24/-24 mA
Package Group	PDIP
Package Size: mm2:W x L	See datasheet (PDIP) PKG
Rating	Catalog
Schmitt Trigger	No
Technology Family	ACT
VCC(Max)	5.5 V
VCC(Min)	4.5 V
Voltage(Nom)	5 V
tpd @ Nom Voltage(Max)	13.5 ns

RoHS	Obediente
Pb gratis	Sí

Descargar
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, Revisión: A, Archivo publicado: jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
Descargar
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, Revisión: A, Archivo publicado: feb 6, 2015
Descargar
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, Archivo publicado: abr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Serie: CD74ACT164 (6)