Datasheet Texas Instruments THS0842IPFB — Ficha de datos

Fabricante	Texas Instruments
Serie	THS0842
Numero de parte	THS0842IPFB

Convertidor analógico a digital (ADC) de doble canal, 8 bits, 40 MSPS 48-TQFP -40 a 85

Hojas de datos

Descargar

PDF, 503 Kb, Revisión: A, Archivo publicado: agosto 10, 2000

Extracto del documento

Precios

Estado

Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No

Embalaje

Pin	48
Package Type	PFB
Industry STD Term	TQFP
JEDEC Code	S-PQFP-G
Package QTY	250
Carrier	JEDEC TRAY (10+1)
Device Marking	TJ0842
Width (mm)	7
Length (mm)	7
Thickness (mm)	1
Pitch (mm)	.5
Max Height (mm)	1.2
Mechanical Data	Descargar

Paramétricos

# Input Channels	2
Analog Input BW	600 MHz
Architecture	Pipeline
DNL(Max)	2 +/-LSB
DNL(Typ)	0.7 +/-LSB
ENOB	6.8 Bits
INL(Max)	2.2 +/-LSB
INL(Typ)	1.5 +/-LSB
Input Buffer	No
Input Range	1.3 Vp-p
Interface	Parallel CMOS
Operating Temperature Range	-40 to 85 C
Package Group	TQFP
Package Size: mm2:W x L	48TQFP: 81 mm2: 9 x 9(TQFP) PKG
Power Consumption(Typ)	320 mW
Rating	Catalog
Reference Mode	Ext,Int
Resolution	8 Bits
SFDR	52 dB
SINAD	43.3 dB
SNR	42.7 dB
Sample Rate(Max)	40 MSPS

Plan ecológico

RoHS

Obediente

Kits de diseño y Módulos de evaluación

Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
- Descargar

Notas de aplicación

Descargar
CDCE62005 as Clock Solution for High-Speed ADCs
PDF, 805 Kb, Archivo publicado: sept 4, 2008
TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
Descargar
Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
Descargar
CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
PDF, 424 Kb, Archivo publicado: jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
Descargar
Noise Analysis for High Speed Op Amps (Rev. A)
PDF, 256 Kb, Revisión: A, Archivo publicado: enero 17, 2005
As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

Linea modelo

Serie: THS0842 (1)

THS0842IPFB

Clasificación del fabricante

Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)