Datasheet Texas Instruments DAC5682ZIRGCT — Ficha de datos
Fabricante | Texas Instruments |
Serie | DAC5682Z |
Numero de parte | DAC5682ZIRGCT |
Convertidor digital a analógico (DAC) de doble canal, 16 bits, 1.0-GSPS, 1x-4x Interpolación 64-VQFN -40 a 85
Hojas de datos
DAC5682Z 16-Bit, 1.0 GSPS 2x-4x Interpolating Dual-Channel Digital-to-Analog Converter (DAC) datasheet
PDF, 3.6 Mb, Revisión: F, Archivo publicado: enero 20, 2015
Extracto del documento
Precios
Estado
Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
Disponibilidad de muestra del fabricante | Sí |
Embalaje
Pin | 64 |
Package Type | RGC |
Industry STD Term | VQFN |
JEDEC Code | S-PQFP-N |
Package QTY | 250 |
Carrier | SMALL T&R |
Device Marking | DAC5682ZI |
Width (mm) | 9 |
Length (mm) | 9 |
Thickness (mm) | .88 |
Pitch (mm) | .5 |
Max Height (mm) | 1 |
Mechanical Data | Descargar |
Paramétricos
Architecture | Current Sink |
DAC Channels | 2 |
Interface | Parallel LVDS |
Interpolation | 1x,2x,4x |
Operating Temperature Range | -40 to 85 C |
Package Group | VQFN |
Package Size: mm2:W x L | 64VQFN: 81 mm2: 9 x 9(VQFN) PKG |
Power Consumption(Typ) | 1300 mW |
Rating | Catalog |
Resolution | 16 Bits |
SFDR | 81 dB |
Sample / Update Rate | 1000 MSPS |
Plan ecológico
RoHS | Obediente |
Kits de diseño y Módulos de evaluación
- Evaluation Modules & Boards: FMC-DAC-ADAPTER
High Speed DAC to FMC (Xilinx) Header Adapter Card
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: DAC5681EVM
DAC5681 16-Bit, 1.0-GSPS Digital-to-Analog Converter Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: DAC5681ZEVM
DAC5681Z 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: TRF3703-17EVM
TRF3703-17 Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: DAC5682ZEVM
DAC5682Z Dual-Channel, 16-Bit, 1.0-GSPS Digital-to-Analog Converter Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños) - Evaluation Modules & Boards: TSW3100EVM
TSW3100 Pattern Generator Module
Estado del ciclo de vida: Obsoleto (El fabricante ha interrumpido la producción del dispositivo) - Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
Notas de aplicación
- Design of Differential Filters for High-Speed Signal Chains (Rev. B)PDF, 166 Kb, Revisión: B, Archivo publicado: abr 30, 2010
Differential filters have many desirable attributes. The task of designing differential filters can seem daunting at first. Single-ended filters designed in any filter design package can be converted to a differential implementation. This application report explores simple conversion techniques for low-pass, high-pass, and band-pass LC filters. - Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACsPDF, 319 Kb, Archivo publicado: jul 14, 2009
- Passive Terminations for Current Output DACsPDF, 244 Kb, Archivo publicado: nov 10, 2008
The correct implementation of the high-speed DAC output termination is critical to achieving the best possible performance. The typical application involves choosing the correct network to create the necessary dc bias levels and correct effective impedance load to keep the output voltage within the compliance levels. This ensures that the maximum output signal amplitude and optimum ac performance - Q3 2009 Issue Analog Applications JournalPDF, 2.1 Mb, Archivo publicado: jul 14, 2009
- High Speed Digital-to-Analog Converters Basics (Rev. A)PDF, 829 Kb, Revisión: A, Archivo publicado: oct 23, 2012
- Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Kb, Archivo publicado: jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
Linea modelo
Serie: DAC5682Z (3)
- DAC5682ZIRGC DAC5682ZIRGCR DAC5682ZIRGCT
Clasificación del fabricante
- Semiconductors > Data Converters > Digital-to-Analog Converters (DACs) > High Speed DACs (>10MSPS)