Datasheet Texas Instruments DAC5688IRGCRG4 — Ficha de datos
| Fabricante | Texas Instruments |
| Serie | DAC5688 |
| Numero de parte | DAC5688IRGCRG4 |
Convertidor digital a analógico (DAC) de doble canal, 16 bits, 800-MSPS, 1x-8x, 64-VQFN -40 a 85
Hojas de datos
16-Bit, 800 MSPS 2x–8x Interpolating Dual-Channel Digital-to-Analog Converter (D datasheet
PDF, 1.6 Mb, Revisión: C, Archivo publicado: agosto 19, 2010
Extracto del documento
Precios
Estado
| Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
| Disponibilidad de muestra del fabricante | No |
Embalaje
| Pin | 64 |
| Package Type | RGC |
| Industry STD Term | VQFN |
| JEDEC Code | S-PQFP-N |
| Package QTY | 2000 |
| Carrier | LARGE T&R |
| Device Marking | DAC5688I |
| Width (mm) | 9 |
| Length (mm) | 9 |
| Thickness (mm) | .88 |
| Pitch (mm) | .5 |
| Max Height (mm) | 1 |
| Mechanical Data | Descargar |
Paramétricos
| Architecture | Current Sink |
| DAC Channels | 2 |
| Interface | Parallel CMOS |
| Interpolation | 1x,2x,4x,8x |
| Operating Temperature Range | -40 to 85 C |
| Package Group | VQFN |
| Package Size: mm2:W x L | 64VQFN: 81 mm2: 9 x 9(VQFN) PKG |
| Power Consumption(Typ) | 1750 mW |
| Rating | Catalog |
| Resolution | 16 Bits |
| SFDR | 80 dB |
| Sample / Update Rate | 800 MSPS |
Plan ecológico
| RoHS | Obediente |
Kits de diseño y Módulos de evaluación
- Evaluation Modules & Boards: DAC5688EVM
DAC5688 Evaluation Module
Estado del ciclo de vida: Activo (Recomendado para nuevos diseños)
Notas de aplicación
- Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACsPDF, 319 Kb, Archivo publicado: jul 14, 2009
- Passive Terminations for Current Output DACsPDF, 244 Kb, Archivo publicado: nov 10, 2008
The correct implementation of the high-speed DAC output termination is critical to achieving the best possible performance. The typical application involves choosing the correct network to create the necessary dc bias levels and correct effective impedance load to keep the output voltage within the compliance levels. This ensures that the maximum output signal amplitude and optimum ac performance - Q3 2009 Issue Analog Applications JournalPDF, 2.1 Mb, Archivo publicado: jul 14, 2009
- Smart Selection of ADC/DAC Enables Better Design of Software-Defined RadioPDF, 376 Kb, Archivo publicado: abr 28, 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs. - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Kb, Archivo publicado: jun 8, 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
Linea modelo
Serie: DAC5688 (3)
- DAC5688IRGCR DAC5688IRGCRG4 DAC5688IRGCT
Clasificación del fabricante
- Semiconductors > Data Converters > Digital-to-Analog Converters (DACs) > High Speed DACs (>10MSPS)